Simulation and optimization of the power distribution network VLSI circuits

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2000-January, Issue , 2000, Pages 481-486

  Bai, G ^a   Bobba, S ^a   Hajj, I N ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; COMPUTER AIDED DESIGN; ELECTRIC NETWORK ANALYSIS; FREQUENCY DOMAIN ANALYSIS; INTEGRATED CIRCUIT INTERCONNECTS; NETWORKS (CIRCUITS); SENSITIVITY ANALYSIS; VLSI CIRCUITS; COMPUTER SIMULATION; OPTIMIZATION;

DE-COUPLING CAPACITANCE; FREQUENCY DOMAINS; INSTANTANEOUS VOLTAGE; POWER DISTRIBUTION NETWORK; SIMULATION AND OPTIMIZATION; SIMULATION TECHNIQUE; STEADY-STATE SIMULATIONS; TIME-DOMAIN SIMULATIONS;

TIME DOMAIN ANALYSIS; ELECTRIC POWER DISTRIBUTION;

POWER DISTRIBUTION NETWORK; VOLTAGE DROP;

EID: 0034478054     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2000.896519     Document Type: Conference Paper

References (13)

1. D. Stark and M. Horowitz, "Techniques for calculating currents and voltages in VLSI power supply networks, " IEEE transactions on CAD, vol. 9, no. 2, pp. 126-132, Feb. 1990.
2. A. Dalai, L. Lev and S. Mitra, "Design of an efficient power distribution network for the Ultar SPARC-I microprocessor, " in Proc. of ICCD, pp. 118-123, 1995.
3. G. Steele, D. Overhauser, S. Rochel and S. Z. Hussain, "Full- chip verification methods for DSM power distribution systems, " in Proc. Of DAC, pp. 744-749, 1998.
4. A. Dharchoudhury, R. Panda, D. Blaauw and R. Vaidyanathan, "Design and analysis of power distribution networks in PowerPC microprocessor, " in Proc. of DAC pp. 738-743, June 1998.
5. H. H. Chen and D. D. Ling, "Power supply noise analysis methodology for deep-submicron VLSI chip design, " in Proc. of DAC, pp. 638-643, 1997.
6. Y.-M. Jiang, K.-T. Cheng and A.-C. Deng, "Estimation of maximum power supply noise for deep sub-micron designs, " in Proc. of ISLPED, pp. 233-238, Aug. 1998.
7. G. Bai, S. Bobba and I. N. Hajj, "Power bus maximum voltage drop in digital VLSI circuits", in Proc. of ISQED, pp. 263- 268, Mar. 2000.
8. S. Chowdhury and J. Barkatullah, "Estimation of maximum currents in MOS IC logic circuits, " IEEE Trans, on CAD, vol. 9, no. 6, pp. 642-654, June 1990.
9. A. Krstic and K.-T. Cheng, "Vector generation for maximum instantaneous current through supply lines for CMOS circuits, " in Proc. of 34th DAC, pp. 383-388, June 1997.
10. H. Kriplani, F. N. Najm and I. N. Hajj, "Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution, " IEEE transactions on CAD, vol. 14. no. 8, pp. 998-1012, Aug. 1995.
11. S. Bobba and I. N. Hajj, "Estimation of maximum current envelope for power bus analysis and design, " in Proc. of ISPD, pp. 141-146, Apr. 1998.
12. K. S. Kundert, J. K. White and A. Sangiovanni-Vincentelli, Steady-state methods for simulating analog and microwave circuits. Boston, MA: Kluwer Academic Publishers, 1990.
13. J. Vlach and K. Singhal, Computer methods for circuit analysis and design. New York, NY: Van Nostrand Reinhold, 1983.