A 200 mW, 1 Msample/s, 16-b pipelined A/D converter with on-chip 32-b microcontroller

IEEE Journal of Solid-State Circuits

Volumn 31, Issue 12, 1996, Pages 1862-1872

  Mayes, Michael K ^a,b   Chin, Sing W ^b  

^a IEEE

^b NATIONAL SEMICONDUCTOR CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CALIBRATION; CMOS INTEGRATED CIRCUITS; CONTROL EQUIPMENT; CONTROL NONLINEARITIES; CROSSTALK; ERROR CORRECTION; MICROPROCESSOR CHIPS; PIPELINE PROCESSING SYSTEMS;

DIFFERENTIAL NONLINEARITY (DNL); DIGITAL CROSSTALK ERRORS; INTEGRAL NONLINEARITY (INL); ON CHIP 32B MICROCONTROLLER;

ANALOG TO DIGITAL CONVERSION;

EID: 0030394188     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.545806     Document Type: Article

References (14)

1. Sipex Corporation data sheet, SP9490, "16-b, 1 MHz sampling ADC," 1991.
2. Analogic Corporation data sheet, ADC4320, "Very high speed 16-b, 1 MHz sampling A/D converter."
3. A. N. Karanicolas, H. S. Lee, and K. L. Bacrania, "A 15-b 1 Msample/s digitally self-calibrated pipeline ADC," IEEE J. Solid-State Circuits, vol. 28, pp. 1207-1215, Dec. 1993.
4. Y. M. Lin, B. Kim, and P. R. Gray, "A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3 μm CMOS," IEEE J. Solid-State Circuits, vol. 26, pp. 628-635, Apr. 1991.
5. H. S. Lee, "A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC," IEEE J. Solid-State Circuits, vol. 29, pp. 509-515, Apr. 1994.
6. D. Cline and P. R. Gray, "A power optimized 13-b 5 Msample/s pipelined analog-to-digital converter in 1.2 μm CMOS," IEEE J. Solid State Circuits, vol. 31, pp. 294-303, Mar. 1996.
7. S. H. Lewis, S. Fetterman, G. F. Gross, R. Ramachandran, and T. R. Viswanathan, "A 10-b 20 Msample/s analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 27, pp. 351-358, Mar. 1992.
8. M. K. Mayes and S. W. Chin, "Monolithic low-power 16-b 1 Msample/s self-calibrating pipeline ADC," in IEEE ISSCC, Feb. 1996, pp. 312-313.
9. M. Inoue, H. Sadamatsu, A. Matsuzawa, A. Kanda, and T. Takemoto, "A monolithic 8-b A/D converter with 120 MHz conversion rate," IEEE J. Solid-State Circuits, vol. 19, pp. 837-841, Dec. 1984.
10. D. Derth, N. Sooch, and E. Swanson, "A 12-b 1-MHz two step flash ADC," IEEE J. Solid-State Circuits, vol. 24, pp. 250-255, Apr. 1989.
11. M. K. Mayes and S. W. Chin, "A multistep A/D converter family with efficient architecture," IEEE J. Solid-State Circuits, vol. 24, pp. 1492-1497, Dec. 1989.
12. T. Byunghak and R. R. Gray, "A 10 b, 20 Msample/s, 35 mW pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 30, pp. 166-172, Mar. 1995.
13. B. Weir, U.S. Patent #4 336 526.
14. D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits," IEEE J. Solid-State Circuits, vol. 28, no. 4. Apr. 1993.