A 13-bit, 1.4-MS/s sigma-delta modulator for RF baseband channel applications

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 10, 1998, Pages 1462-1469

  Feldman, Arnold R ^a,b,c,d,e   Boser, Bernhard E ^a,d,f,g,h,i   Gray, Paul R ^{a,d,i,j,k,l,m,n,o,p,q,r,s}  

^a IEEE

^b DataPath Systems Inc   (United States)

^c Level One Communications Inc   (United States)

^d UNIVERSITY OF CALIFORNIA   (United States)

^e UNIVERSITY OF PENNSYLVANIA   (United States)

^f SWISS FEDERAL INSTITUTE OF TECHNOLOGY   (Switzerland)

^g STANFORD UNIVERSITY   (United States)

^h LUCENT TECHNOLOGIES   (United States)

ⁱ UNIVERSITY OF CALIFORNIA   (United States)

^j UNIVERSITY OF ARIZONA   (United States)

^k FAIRCHILD SEMICONDUCTOR   (United States)

^l INTEL CORPORATION   (United States)

^m Micro Linear Corporation   (United States)

ⁿ Electronics Research Laboratory   (Netherlands)

^o EECS Dept for Computer Resources

^p EECS Department   (United States)

^q Associate Dean for Research and Graduate Studies

^r EECS Department ^*

^s NATIONAL ACADEMY OF ENGINEERING   (United States)

more..

Author keywords

Analog digital conversion; Radio receivers; Sampled data circuits; Sigma delta modulation; Switched capacitor circuits

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; COMMUNICATION CHANNELS (INFORMATION THEORY); DELTA SIGMA MODULATION; ELECTRIC LOSSES; RADIO RECEIVERS; SWITCHING NETWORKS;

SAMPLED-DATA CIRCUITS;

MODULATORS;

EID: 0032187834     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.720392     Document Type: Article

References (24)

1. P. Gray and R. Meyer. "Funture directions in silicon IC's for RF personal communications," in Proc. 1995 Custom Integrated Circuits Conf., May 1995, pp. 83-90
2. A. Abidi, "Low-power radio-frequency IC's for portable communications." Proc. IEEE, vol. 83, pp. 544-569, Apr. 1995.
3. _, "Direct-conversion radio transceivers for digital communications." IEEE J. Solid-State Circuits. vol. 30, pp. 1399-1410, Dec. 1995.
4. J. Rudell, J. Ou, T. Cho, G. Chien, F. Brianti, J. Weldon, and P. Gray, "A 1.9 GHz wide-band IF double conversion CMOS integrated receiver for cordless telephone applications." in Dig. Tech. Papers, Int. Solid-State Circuits Conf., Feb. 1997, pp. 304-305.
5. H. Kborramabadi, M. Tarsia, and N. Woo. "Baseband filters for IS-95 CDMA receiver applications featuring digital automatic frequency tuning." in Dig. Tech. Papers, Int. Solid-State Circuits Conf., Feb. 1996. pp 172-173.
6. M. Nettles, M. Chang, G. McAllister, B. Nise, C. Persico, K. Sahota. J. Tero, "Analog baseband processor for CDMA/FM portable cellular telephones." in Dig. Tech. Papers, Int. Solid-State Circuits Conf., Feb. 1995, pp 328-329.
7. T. Cho, G. Chien, F. Brianti, and P. Gray, "A power-optimized CMOS baseband channel filter and ADC for cordless applications." in 1996 Symp. VLSI Circuits Dig. Tech. Papers, June 1996, pp 64-65.
8. P. Chang, A. Rofougaran, and A. Abidi, "A CMOS channel-select filter for a direct-canversion wireless receiver." in 1996 Symp. VLSI Circuits Dig Tech. Papers, June 1996, pp 62-63.
9. B Boser, "Design and implementation of oversampled analog-to-digital converters," Ph.D. dissertation, Stanford University, Stanford, CA. Oct. 1988
10. B Brandi and B Wooley. "A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion," IEEE J. Solid-State Circuits. vol. 26. pp. 1746-1755, Dec. 1991.
11. R. Baird and T. Fiez, "A low oversampling ratio 14-b 500-kHz ADC wiih a self-calibrated multibil DAC." IEEE J. Solid-State Circuits, vol. 31, pp 312-320, Mar. 1996.
12. T. Brooks, D. Robertson D. Kelly, A. Del Muro, and S. Hartson, "A 16 b SD pipeline ADC with 2.5 MHz output data rate." in Dig. Tech Papers, Int Solid-State Circuits Conf., Feb 1997, pp 208-209.
13. R Adams and R Schreier, "Stability theory for DS modulators." in Delta-Sigma Data Converters Theory, Design, and Simulation. S. Nonworthy. R Schreier, and G Temes. Eds. New York: IEEE Press, 1996, ch. 4.
14. I, Dedic, "A sixth-order triple-loop sigma-delta CMOS ADC with 90 dB SNR and 100 kHZ bandwidth." in Dig Tech. Papers. Int. Solid State Circuits Conf., Feb. 1994, pp. 188-189.
15. L. Williams and B. Wooley. "Third-order cascaded sigma-della modulators." IEEE Trans. Circuits Syst., vol. 38, pp. 489-498, May 1991.
16. C. Thompson and S. Bernadas. "A digitally-corrected 20 b delta-sigma modulator." in Dig. Tech. Papers. Int. Solid-State Circuits Conf., Feb. 1994, pp. 194-195.
17. L. Williams and B. Wooley. "A third-order sigma-delta modulator with extended dynamic range." IEEE J. Solid-State Circuits, vol. 29, pp. 193-202, Mar. 1994.
18. T. Cho, and P. Gray. "A 10 b, 20 msample/s, 35 mW pipeline A/D converter." IEEE J. Solid-Stale Circuits, vol. 30, pp. 166-172, Mar. 1995.
19. J. Wieser and R. Reed. "Current source frequency compensation for a CMOS amplifier." U.S. Patent 4315223, Nov. 1984.
20. B. Ahuja. "An improved frequency compensation technique for CMOS operational amplifiers." IEEE J. Solid-State Circuits, vol. SC-18. pp. 629-633, Dec. 1983.
21. D. Ribner and M. Copeland. "Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range." IEEE J. Solid-State Circuits, vol. SC-19, pp. 919-925, Dec. 1984.
22. K. Nakamura, M. Hotta, L. Carley, and D. Allstot. "An 85 mW, 10 b. 40 msample/s CMOS parallel-pipelined ADC." IEEE J. Solid-State Circuits, vol. 30, pp. 629-633, Mar. 1995.
23. D. Cline, "Noise, speed, and power trade-offs in pipelined analog to digital converters," Ph.D. dissertation, University of California, Berkeley, 1995.
24. A. Feldman, "High-speed, low-power sigma-delta modulators for RF baseband channel applications," Ph.D, dissertation, University of California, Berkeley, 1997.