Code placement in hardware software Co synthesis to improve performance and reduce cost

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2001, Pages 626-632

  Parameswaran, Sri ^a  

^a UNIVERSITY OF QUEENSLAND   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

CODE PLACEMENT; HARDWARE-SOFTWARE CO-SYNTHESIS; IMPROVE PERFORMANCE; MAIN MEMORY; MULTI PROCESSOR SYSTEMS; PRIORITY TASKS; REDUCE COSTS; TARGET ARCHITECTURES;

ALGORITHMS; CODE CONVERTERS; EXHIBITIONS;

CACHE MEMORY;

EID: 84893673693     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2001.915089     Document Type: Conference Paper

References (26)

1. L. Yanbing and W. Wolf, "A task-level hierarchical memory model for system synthesis of multiprocessors", in Proceedings 1997. Design Automation Conference, 54th DAC. ACM, New York, NY, USA; 1997; xxix+788pp. p. 153 6, 1997.
2. J. Henkel, T. Benner, R. Ernst, W. Ye, N. Serafimov, and G. Glawe, "COSYMA: a software-oriented approach to hardware/software codesign", Journal of Computer and Software Engineering, vol. 2, pp. 293-314, 1994.
3. J. Henkel, R. Ernst, U. Holtmann, and T. Benner, "Adaptation of partitioning and high-level synthesis in hardware/software cosynthesis", in 1994 IEEE/ACM International Conference on Computer Aided Design. Digest of Technical Papers (IEEE Cat. No. 94CH3455 3). ACM, New York, NY, USA; 1994; xxx+771 pp. p. 96 100, 1994.
4. R. K. Gupta and M.-G. De, "Hardware-software cosynthesis for digital systems", IEEE Design & Test of Computers, vol. 10, pp. 29-41
5. Phys Sci & Engin Journal holding 21 (1984) - 1912 (1995);1913 (1996)-, 1993.
6. R. K. Gupta and M.-G. De, "Constrained software generation for hardware-software systems, ", 1994.
7. M. F. Parkinson, P. M. Taylor, and S. Parameswaren, "An Automated Hardware/Software Codesign (HSC) using VHDL", Proceedings of First Asian Pacific Conference on Hardware Description Languages, Standards and Applications, pp. 267-280, Dec., 1993.
8. M. F. Parkinson and S. Parameswaran, "Profiling in the ASP codesign environment", in Proceedings of the Eighth International Symposium on System Synthesis (IEEE Cat. No. 95TH8050). IEEE Comput. Soc. Press, Los Alamitos, CA, USA; 1995; xiii+175 pp. p. 128 33, 1995.
9. S. Prakash and A. C. Parker, "Synthesis of application-specific multiprocessor systems including memory components", in Proceedings of the International Conference on Application Specific Array Processors (Cat. No. 92TH0453 1). IEEE Comput. Soc. Press, Los Alamitos, CA, USA; 1992; xii+698 pp. p. 118 32, J. Fortes, E. Lee, and T. Meng, Eds., 1992.
10. S.-*Prakash and A. C. Parker, "Synthesis of application-specific multiprocessor systems including memory components", Journal of VLSI Signal Processing, vol. 8, pp. 97-116, 1994.
11. W. H. Wolf, "An architectural co-synthesis algorithm for distributed, embedded computing systems", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 5, pp. 218-229, 1997.
12. A. Rae and S. Parameswaran, "Application-specific heterogeneous multiprocessor synthesis using differential-evolution", n Proceedings. 11th International Symposium on System Synthesis (Cat. No. 98EX210). IEEE Comput. Soc, Los Alamitos, CA, USA; 1998; xii+164pp. p. 83 8, 1998.
13. K. Danckaert, F. Catthoor, and M.-H. De, "System level memory optimization for hardware-software co-design, ", 1997.
14. D. Verkest, S.-J. L. Da, Jr., C. Ykman, K. Croes, M. Miranda, S. Wuytack, F. Catthoor, J.-G. De, and M.-H. De, "Matisse: a systemon-chip design methodology emphasizing dynamic memory management", Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, vol. 21, pp. 185-194, 1999.
15. S. Wuytack, F. Catthoor, J.-G. De, B. Lin, and M.-H. De, "Flow graph balancing for minimizing the required memory bandwidth", in Proceedings. 9th International Symposium on System Synthesis (Cat. No. 96TB100061). IEEE Comput. Soc. Press, Los Alamitos. CA. USA; 1996; xii+145pp., 1996.
16. P. R. Panda, N. D. Dutt, and A. Nicolau, "Local memory exploration and optimization in embedded systems", IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 18, pp. 3-13, 1999.
17. P. R. Panda and N. D. Dutt, "Low-power memory mapping through reducing address bus activity", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 7, pp. 309-320, 1999.
18. P. R. Panda, H. Nakamura, N. D. Dutt, and A. Nicolau, "Augmenting loop tiling with data alignment for improved cache performance", IEEE Transactions on Computers, vol. 48, pp. 142-149
19. Phys Sci & Engin Journal holding 117 (1968) - 1944 (1995); 1945 (1996)-, 1999.
20. P. R. Panda and N. D. Dutt, "Behavioral array mapping into multiport memories targeting low power", in Proceedings. Tenth International Conference on VLSI Design (Cat. No. 97TB100095). IEEE Comput. Soc. Press, Los Alamitos, CA, USA; 1997; xxxvii+566 pp. p. 268 72, 1997.
21. P. R. Panda, N. D. Dutt, and A. Nicolau, "Efficient utilization of scratch-pad memory in embedded processor applications", in Proceedings. European Design and Test Conference. ED & TC 97 (Cat. No. 97TB100102). IEEE Comput. Soc. Press, Los Alamitos. CA,. USA; 1997; xxxvi+634pp. p. 7 11, 1997.
22. P. R. Panda, H. Nakamura, N. D. Dutt, and A. Nicolau, "Improving cache performance through tiling and data alignment", in Solving Irregularly Structured Problems in Parallel. 4th International Symposium, IRREGULAR'97 Proceedings. Springer Verlag, Berlin, Germany; 1997; x+288 pp. p. 167 85, G. Bilardi, A. Ferreira, R. Luling, and J. Rolim, Eds., 1997.
23. D. B. Kirk, J. K. Strosnider, and J. E. Sasinowski, "Allocating SMART cache segments for schedulability", in Proceedings. EUROMICRO'91. Workshop on Real Time Systems. IEEE Comput. Soc. Press. Los Alamitos. CA. USA; 1991; ix+231 pp. p. 41 50, 1991.
24. D. B. Kirk and J. K. Strosnider, "SMART (strategic memory allocation for real-time) cache design using the MIPS R3000", in Proceedings. 11th Real Time Systems Symposium (Cat. No. 90CH2933 0). IEEE Comput. Soc. Press, Los Alamitos, CA, USA; 1990; xi+341 pp. p. 322 30, 1990.
25. L. Yanbing and W. Wolf, "Hardware/software co-synthesis with memory hierarchies, ICCAD, 1998.
26. L. Yanbing and W. H. Wolf, "Hardware/software co-synthesis with memory hierarchies", IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 18, pp. 1405-1417, 1999.