Inductance 101: Analysis and design issues

Proceedings - Design Automation Conference

Volumn , Issue , 2001, Pages 329-334

  Gala, K ^a   Blaauw, D ^a   Wang, J ^a   Zolotov, V ^a   Zhao, M ^a  

^a MOTOROLA INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; ELECTRIC SWITCHES; ELECTRONICS PACKAGING; INTERCONNECTION NETWORKS; SYSTEMS ANALYSIS; VLSI CIRCUITS;

ON-CHIP INTERCONNECTS;

INDUCTANCE;

EID: 0034853990     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (23)

1. When are transmission-line effects important for on-chip interconnections?
2. Inductance calculations in a complex integrated circuit environment
3. An efficient inductance modeling for onchip interconnects
4. On chip inductance modeling and analysis
5. Layout based frequency depended inductance and resistance extraction for on-chip interconnect timing analysis
6. Mesh-structured on-chip power/ground: Design for minimum inductance and characterization for fast R, L extraction
7. Fasthenry: A multipole-accelerated 3-D inductance extraction program
8. Multilevel metal capacitance models for CAD design synthesis systems
9. Analysis and design of transmission-line structures by means of the geometric mean distance
10. Exact inductance equations for rectangular conductors with applications to more complicated geometries
11. Model and analysis for combined package and on-chip power grid simulation
12. Generating sparse partial inductance matrices with guaranteed stability
13. SPIE: Sparse partial inductance extraction
14. Return-limited Inductances: A practical approach to on-chip inductance extraction
15. Hierarchical interconnect circuit models
16. How to efficiently capture on-chip inductance effects: Introducing a new circuit element K
17. IC analyses including extracted inductance models
18. Including inductive effects in interconnect timing analysis
19. PRIMA: Passive reduced-order interconnect macromodeling algorithm
20. Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization
21. Layout techniques for minimizing on-chip interconnect self-inductance
22. A twisted-bundle layout structure for minimizing inductive coupling noise