Software synthesis and code generation for signal processing systems

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 47, Issue 9, 2000, Pages 849-875

  Bhattacharyya, Shuvra S ^a   Leupers, Rainer ^b   Marwedel, Peter ^b  

^a UNIVERSITY OF MARYLAND   (United States)

^b TU DORTMUND UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

C (PROGRAMMING LANGUAGE); DATA FLOW ANALYSIS; MATHEMATICAL MODELS; OPTIMIZATION; PROGRAM COMPILERS; PROGRAM TRANSLATORS; SOFTWARE ENGINEERING;

CODE GENERATION; DATAFLOW SIGNAL PROCESSING;

DIGITAL SIGNAL PROCESSING;

EID: 0034269436     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.868454     Document Type: Article

References (96)

1. The Design Implementation of Signal Processing Systems Technical Committee VESI design and implementation fuels the signal pro-cessing revolution," IEEE Signal Processing Mag., 15, pp. 22-37, Jan. 1998.
2. P. Eapsley, J. Bier, A. Shoham, and E. A. Eee, DSP Processor Fundamentals. Berkeley, CA: Berkeley Design Technology, 1994.
3. E. A. Eee Programmable DSP architectures-Part I," IEEE ASSP Mag., 5, Oct. 1988.
4. _Programmable DSP architectures-Part II," IEEE ASSP Mag., 6, Jan. 1988.
5. P. Marwedel and G. Goossens, Eds., Code Generation for Embedded Processors. Norwell, MA: Kluwer, 1995.
6. V. Zivojnovic, H. Schraut, M. Willems, and H. Meyr DSP's, GPP's, and multimedia applications-An evaulation using DSPstone," in Proc. Int. Conf. Signal Processing Applications and Technology, Nov. 1995.
7. J. T. Buck, S. Ha, E. A. Eee, and D. G. Messerschmitt Ptolemy: A framework for simulating and prototyping heterogeneous systems," Int. J. Comput. Simulation, Jan. 1994.
8. P. P. Vaidyanathan, Multirate Systems and Filter Banks. Englewood Cliffs, NJ: Prentice-Hall, 1993.
9. E. A. Eee and D. G. Messerschmitt Synchronous dataflow," Proc. IEEE, 75, pp. 1235-1245, Sept. 1987.
10. E. A. Eee Consistency in dataflow graphs," IEEE Trans. Parallel Distrib. Syst., 2, Apr. 1991.
11. S. S. Bhattacharyya, P. K. Murthy, and E. A. Eee, Software Synthesis from Dataflow Graphs. Norwell, MA: Kluwer, 1996.
12. S. Ritz, M. Willems, and H. Meyr Scheduling for optimum data memory compaction in block diagram oriented software synthesis," in Proc. Int. Conf. Acoustics, Speech, and Signal Processing, May 1995.
13. E. A. Eee and D. G. Messerschmitt Static scheduling of synchronous dataflow programs for digital signal processing," IEEE Trans. Comput., C-36, Feb. 1987.
14. E. A. Eee, W. H. Ho, E. Goei, J. Bier, and S. S. Bhattacharyya Gabriel: A design environment for DSR" IEEE Trans. Acoust., Speech, Signal Processing, 37, Nov. 1989.
15. D. R. O'Hallaron The ASSIGN parallel program generator," School of Comput. Sei., Carnegie Mellon Univ., Pittsburgh, PA, Tech. Rep., May 1991.
16. G. Busen, M. Engels, R. Eauwereins, and J. A. Peperstraete Cyclostatic data flow," in Proc. Int. Conf. Acoustics, Speech, and Signal Pro-cessing, May 1995, pp. 3255-3258.
17. _Cyclo-static dataflow," IEEE Trans. Signal Processing, 44, pp. 39708, Feb. 1996.
18. G. De Micheli, Synthesis and Optimization of Digital Circuits. New York: McGraw-Hill, 1994.
19. T. M. Parks, J.E. Pino, and E. A. Eee A comparison of synchronous and cyclo-static dataflow," in Proc. IEEE Asilomar Conf. Signals, Systems, and Computers, Nov. 1995.
20. S. Ritz, M. Pankert, and H. Meyr Optimum vectorization of scalable synchronous dataflow graphs," in Proc. Int. Conf. Application Specific Array Processors, Oct. 1993.
21. _High level software synthesis for signal processing systems," in Proc. Int. Conf. Application Specific Array Processors, Aug. 1992.
22. E. A. Eee Representing and exploiting data parallelism using multi-dimensional dataflow diagrams," in Proc. Int. Conf. Acoustics, Speech, and Signal Processing, Apr. 1993, pp. 453156.
23. P. K. Murthy and E. A. Eee An extension of multidimensional synchronous dataflow to handle arbitrary sampling lattices," in Proc. Int. Conf. Acoustics, Speech, and Signal Processing, May 1996, pp. 3306-3309.
24. G. R. Gao, R. Govindarajan, and P. Panangaden Well-behaved programs for DSP computation," in Proc. Int. Conf. Acoustics, Speech, and Signal Processing, Mar. 1992.
25. J. T. Buck and E. A. Lee Scheduling dynamic dataflow graphs using the token flow model," in Proc. Int. Conf. Acoustics, Speech, and Signal Processing, Apr. 1993.
26. J. T. Buck Scheduling dynamic dataflow graphs with bounded memory using the token flow model," Ph.D. dissertation, Dept. Elec. Eng. Comput. Sei., Univ. of California at Berkeley, Sept. 1993.
27. _Static scheduling and code generation from dynamic dataflow graphs with integer-valued control systems," in Proc. IEEE Asilomar Conf. Signals, Systems, and Computers, Oct. 1994.
28. B. Bhattacharya and S. S. Bhattacharyya Parameterized dataflow modeling of DSP systems," in Proc. Int. Conf. Acoustics, Speech, and Signal Processing, Istanbul, Turkey, June 2000, pp. 1948-1951.
29. _Quasistatic scheduling of re-configurable dataflow graphs for DSP systems," in Proc. Int. Workshop Rapid System Prototyping, Paris, France, June 2000, pp. 84-99.
30. S.S. Bhattacharyya, P. K. Murthy, and E. A. Lee Optimal parenthesization of lexical orderings for DSP block diagrams," in Proc. Int. Workshop on VLSI Signal Processing, Sakai, Osaka, Japan, Oct. 1995.
31. M. Ade, R. Lauwereins, and J. A. Peperstraete Buffer memory requirements in DSP applications," in Proc. IEEE Workshop Rapid System Prototyping, June 1994, pp. 198-123.
32. _Data memory minimization for synchronous data flow graphs emulated on DSP-FPGA targets," in Proc. Design Automation Conf., June 1994, pp. 64-69.
33. M. Cubric and P. Panangaden Minimal memory schedules for dataflow networks," in Proc. CONCUR '93, Aug. 199.
34. R. Govindarajan, G. R. Gao, and P. Desai Minimizing memory requirements in rate-optimal schedules," in Proc. Int. Conf. Application Specific Array Processors, Aug. 1994.
35. S. How Code generation for multirate DSP systems in gabriel," Master's thesis, Dept. Elect. Eng. Comput. Sei., Univ. California at Berkeley, May 1990.
36. S. S. Bhattacharyya, P. K. Murthy, and E. A. Lee Synthesis of embedded software from synchronous dataflow specifications," J. VLSI Signal Processing Syst., 21, no. 2, pp. 151-166, June 1999.
37. S. S. Bhattacharyya, J. T. Buck, S. Ha, and E. A. Lee A scheduling framework for minimizing memory requirements of multirate DSP systems represented as dataflow graphs," in Proc. Inte. Workshop VLSI Signal Processing, Veldhoven, The Netherlands, Oct. 1993.
38. _Generating compact code from dataflow specifications of multirate signal processing algorithms," IEEE Trans. Circuits Syst. I, 42, pp. 138-150, Mar. 1995.
39. S. S. Bhattacharyya, P. K. Murthy, and E. A. Lee APGAN and RPMC: Complementary heuristics for translating DSP block diagrams into efficient software implementations," J. Design Automat. Embedded Syst., pp. 33-60, Jan. 1997.
40. P. K. Murthy, S. S. Bhattacharyya, and E. A. Lee Joint minimization of code and data for synchronous dataflow programs," J. Formal Methods in Syst. Design, 11, no. 1, pp. 41-70, July 1997.
41. J. L. Pino, S. S. Bhattacharyya, and E. A. Lee A hierarchical multiprocessor scheduling system for DSP applications," in Proc. IEEE Asilomar Conf. Signals, Systems, and Computers, Nov. 1995, pp. 78-84.
42. P. K. Murthy and S. S. Bhattacharyya A buffer merging technique for reducing memory requirements of synchronous dataflow specifications," in Proc. Int. Symp. Systems Synthesis, San Jose, CA, 1999, to be published.
43. S. S. Bhattacharyya and P. K. Murthy The CBP parameter-A useful annotation to aid block diagram compilers for DSP," in Proc. Int. Symp. Circuits and Systems, Geneva, Switzerland, May 2000, pp. IV-209-IV-212.
44. P. K. Murthy and S.S. Bhattacharyya Shared memory implementations of synchronous dataflow specifications," in Proc. Design, Automation and Test in Europe Conf., Paris, France, Mar. 2000, pp. 404110.
45. E. Zitzler, J. Teich, and S. S. Bhattacharyya Optimized software synthesis for DSP using randomization techniques," Comput. Eng. Commun. Networks Lab., Swiss Federal Institute of Technology, Zurich, Switzerland, Tech. Rep., July 1999.
46. J. Teich, E. Zitzler, and S. S. Bhattacharyya Optimized software synthesis for digital signal processing algorithms-An evolutionary approach," in Proc. IEEE Workshop Signal Processing Systems, Boston, MA, Oct. 1998, pp. 589-598.
47. E. Zitzler, J. Teich, and S. S. Bhattacharyya Evolutionary algorithms for the synthesis of embedded software," IEEE Trans. VLSI Syst., 1999, to be published.
48. T. Back, U. Hammel, and H.-P. Schwefel Evolutionary computation: Comments on the history and current state," IEEE Trans. Evolutionary Comput., 1, pp. 3-17, 1997.
49. V. Zivojnovic, S. Ritz, and H. Meyr Multirate retiming: A powerful tool for hardware/software codesign," Aachen Univ. Technol., Tech. Rep., 1993.
50. _Retiming of DSP programs for optimum vectorization," in Proc. Int. Conf. Acoustics, Speech, and Signal Processing, Ape, 1994.
51. W. Sung and J. Kim Memory efficient synthesis from dataflow graphs," in Proc. Int. Symp. Systems Synthesis, 1998.
52. E. Zitzler, J. Teich, and S. S. Bhattacharyya Multidimensional exploration of software implementations for DSP algorithms," J. VLSI Signal Processing Syst., 1999, to be published.
53. Mentor Graphics Corporation, Wilsonville, OR DSP Architect DEL User's and Reference Manual,", V 8.2_6, 1993.
54. M. Levy. (1997, June) C compilers for DSP's flex their muscles. EDN Access Online, vol (12). Available: http://www.ednmag.com
55. P. Paulin, M. Cornero, and C. Liem et al., "Trends in Embedded Systems Technology," in Hardware/Software Codesign, M. G. Sami and G. De Micheli, Eds. Norwell, MA: Kluwer, 1996.
56. K. M. Bischoff Ox User's Manual," Iowa State Univ., Ames, IA, Tech. Rep. 92-31, 1992.
57. A. V. Aho, R. Sethi, and J. D. Ullman, Compilers-Principles, Techniques, and Tools. Reading, MA: Addison-Wesley, 1986.
58. G. J. Chaitin Register allocation and spilling via graph coloring," in Proc. ACM SIGPLANSymp. Compiler Construction, 1982, pp. 98-105.
59. A. V. Aho, M. Ganapathi, and S. W. K Tjiang Code generation using tree matching and dynamic programming," ACM Trans. Programming Languages and Systems, 11, no. 4, pp. 491-516, 1989.
60. C. Liem, T. May, and P. Paulin Instruction-set matching and selection for DSP and ASIP code generation," in Proc. Eur. Design and Test Conf. (ED & TC), 1994, pp. 31-37.
61. B. Wess Automatic instruction code generation based on trellis diagrams," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 1992, pp. 645-648.
62. C. W. Eraser, D. R. Hanson, and T. A. Proebsting Engineering a simple, efficient code generator generator," ACM Lett. Programming Lang, and Syst., 1, no. 3, pp. 213-226, 1992.
63. G. Araujo and S. Malik Optimal code generation for embedded memory nonhomogeneous register architectures," in Proc. 8th Int. Symp. System Synthesis (ISSS), 1995, pp. 361.
64. S. Liao, S. Devadas, K. Keutzer, S. Tjiang, and A. Wang Code optimization techniques for embedded DSP microprocessors," in Proc. 32nd Design Automation Conf. (DAC), 1995, pp. 599-604.
65. S. Liao, S. Devadas, K. Keutzer, and S. Tjiang Instruction selection using binate covering for code size optimization," in Proc. Int. Conf. Computer-Aided Design (ICCAD), 1995, pp. 393-399.
66. G. Araujo, S. Malik, and M. Lee Using register transfer paths in code generation for heterogeneous memory-register architectures," in Proc. 33rd Design Automation Conf. (DAC), 1996.
67. D. J. Kolson, A. Nicolau, N. Dutt, and K. Kennedy Optimal register assignment for loops for embedded code generation," in Proc. 8th Int. Symp. System Synthesis (ISSS), 1995.
68. A. Sudarsanam and S. Malik Memory bank and register allocation in software synthesis for ASIPs," in Proc. Int. Conf. Computer-Aided Design (ICCAD), 1995, pp. 388-392.
69. D. H. Bartley Optimizing stack frame accesses for processors with restricted addressing modes, "Software-Practice and Experience, 22, no. 2, pp. 101-110, 1992.
70. S. Liao, S. Devadas, K. Keutzer, S. Tjiang, and A. Wang Storage assignment to decrease code size," in Proc. ACM SIGPLAN Conf. Programming Language Design and Implementation (PLDI), 1995.
71. R. Leupers and P. Marwedel Algorithms for address assignment in DSP code generation," in Proc. Int. Conf. Computer-Aided Design (ICCAD), 1996.
72. B. Wess and M. Gotschlich Optimal DSP memory layout generation as a quadratic assignment problem," in Proc. Int. Symp. Circuits and Systems (ISCAS), 1997.
73. A. Sudarsanam, S. Liao, and S. Devadas Analysis and evaluation of address arithmetic capabilities in custom DSP architectures," in Proc. Design Automation Conf. (DAC), 1997.
74. R. Leupers and F. David A uniform optimization technique for offset assignment problems," in Proc. 11th Int. Symp. System Synthesis (ISSS), 1998.
75. C. Liem, P. Paulin, and A. Jerraya Address calculation for retargetable compilation and exploration of instruction-set architectures," in Proc. 33rd Design Automation Conf. (DAC), 1996.
76. S. Davidson, D. Landskov, B. D. Shriver, and P. W. Mallett Some experiments in local microcode compaction for horizontal machines," IEEE Trans. Comput., C-30, pp. 46CM77, 1981.
77. A. Timmer, M. Strik, J. van Meerbergen, and J. Jess Conflict modeling and instruction scheduling in code generation for in-house DSP cores," in Proc. 32nd Design Automation Conf. (DAC), 1995, pp. 593-598.
78. R. Leupers and P. Marwedel Time-constrained code compaction for DSP's," IEEE Trans. VLSI Syst.. 5, 1997.
79. M. Berkelaar.. Eindhoven Univ. Technol., Eindhoven, The Netherlands. Online Available FTP: ftp.es.ele.tue.nl/pub/lp_solve/
80. K. Rimey and P. N. Hilfinger Lazy data routing and greedy scheduling for application-specific signal processors," in Proc. 21 st Annual Workshop Microprogramming and Microarchitecture (MICRO-21), 1988, pp. 111-115.
81. R. Hartmann Combined scheduling and data routing for programmable ASIC systems," in Proc. European Conf. Design Automation (EDAC), 1992, pp. 48690.
82. T. Wilson, G. Grewal, B. Halley, and D. Banerji An integrated approach to retargetable code generation," in Proc. 7th Int. Symp. Highlevel Synthesis (HLSS). 1994, pp. 70-75.
83. C. H. Gebotys An efficient model for DSP code generation: Performance, code size, estimated energy," in Proc. 10th Int. Symp. System Synthesis (ISSS). 1997.
84. S. Novack, A. Nicolau, and N. Dutt A unified code generation approach using mutation scheduling," in Code Generation for Embedded Processing. Norwell, MA: Kluwer, 1995, Ch. 12.
85. S. Bashford and R. Leupers Constraint driven code selection for fixedpoint DSPs," in Proc. 36th Design Automation Conf. (DAC), 1999.
86. R. Woudsma EPICS: A flexible approach to embedded DSP cores," in Proc. Int. Conf. Signal Processing Applications and Technology (ICSPAT), 1994.
87. R. Leupers, Retargetable Code Generation for Digital Signal Processors. Norwell, MA: Kluwer, 1997.
88. R. M. Stallmann Using and porting GNU CC V2.4," Free Software Foundation, Cambridge, MA, 1993.
89. L. Nowak Graph based retargetable microcode compilation in the MIMOLA design system," in Proc. 20th Ann. Workshop Microprogramming (MICRO-20), 1987, pp. 126-132.
90. J. Van Praet, D. Lanneer, G. Goossens, W. Geurts, and H. De Man A graph based processor model for retargetable code generation," in Proc. Ear. Design and Test Conf. (ED & TC), 1996.
91. M. R. Hartoog et al., "Generation of software tools from processor descriptions for hardware/software codesign," in Proc. 34th Design Automation Conf. (DAC), 1997.
92. S. Hanono and S. Devadas Instruction selection, resource allocation, and scheduling in the AVIV retargetable code generator," in Proc. 35th Design Automation Conf. (DAC), 1998.
93. G. Hadjiyiannis, S. Hanono, and S. Devadas ISDL: An instruction-set description language for retargetability," in Proc. 34th Design Automation Conf. (DAC), 1997.
94. ACE Associated Compiler Experts, Amsterdam, The Netherlands. (1998). Online Available: http://www.ace.nl
95. Target Compiler Technologies, Leuven, Belgium. (1998). Online Available: http://www.retarget.com
96. Archelon Inc., Ontario, Belgium, Canada. (2000). Online Available: http://www.archelon.com