-
1
-
-
0031710315
-
-
A 1.0 GHz single-issue 64b PowerPC integer processor, 230-231, 1998.
-
J. Silberman, N. Aoki, D. Boerstler, J. Burns, S. Dhong, A. Essbaum, U. Ghoshal, D. Heidel, P. Hofstee, K. Eee, D. Meltzer, H. Ngo, K. Nowka, S. Posluszny, 0. Takahashi, I. Vo, and B. Zoric, A 1.0 GHz single-issue 64b PowerPC integer processor, ISSCC Tech. Dig., pp. 230-231, 1998.
-
ISSCC Tech. Dig., Pp.
-
-
Silberman, J.1
Aoki, N.2
Boerstler, D.3
Burns, J.4
Dhong, S.5
Essbaum, A.6
Ghoshal, U.7
Heidel, D.8
Hofstee, P.9
Eee, K.10
Meltzer, D.11
Ngo, H.12
Nowka, K.13
Posluszny, S.14
Takahashi, O.15
Vo, I.16
Zoric, B.17
-
3
-
-
0031651838
-
-
A 48O MHz RISC microprocessor in a 0.12 μm Eeff technology with copper interconnects, 240-241, 1998.
-
N. Rohrer, C. Akrout, M. Canada, D. Cawthron, B. Davari, R. Floyd, R. Goldblatt, S. Geisslar, R. Houle, P. Kartschoke, D. Kramer, P. McCormick, G. Sulem, E. Su, and R. Schulz, A 48O MHz RISC microprocessor in a 0.12 μm Eeff technology with copper interconnects, ISSCC Tech. Dig., pp. 240-241, 1998.
-
ISSCC Tech. Dig., Pp.
-
-
Rohrer, N.1
Akrout, C.2
Canada, M.3
Cawthron, D.4
Davari, B.5
Floyd, R.6
Goldblatt, R.7
Geisslar, S.8
Houle, R.9
Kartschoke, P.10
Kramer, D.11
McCormick, P.12
Sulem, G.13
Su, E.14
Schulz, R.15
-
4
-
-
0030287774
-
-
A 32-bank 1 Gb self-strobing synchronous DRAM with 1 Gbyte/s bandwidth, vol. 31, pp. 1635-1644, Nov. 1996.
-
J. H. Yoo, C. H. Kim, K. C. Eee, K. H. Kyung, S. M. Yoo, J. H. Eee, M. H. Son, J. M. Han, B. M. Kang, E. Haq, S. B. Eee, J. H. Sim, J. H. Kirn, B. S. Moon, K. Y. Kirn, J. G. Park, K. P. Eee, K. Y Eee, K. N. Kirn, S. I. Cho, J. W. Park, and H. K. Eim, A 32-bank 1 Gb self-strobing synchronous DRAM with 1 Gbyte/s bandwidth, IEEE J. Solid-State Circuits, vol. 31, pp. 1635-1644, Nov. 1996.
-
IEEE J. Solid-State Circuits
-
-
Yoo, J.H.1
Kim, C.H.2
Eee, K.C.3
Kyung, K.H.4
Yoo, S.M.5
Eee, J.H.6
Son, M.H.7
Han, J.M.8
Kang, B.M.9
Haq, E.10
Eee, S.B.11
Sim, J.H.12
Kirn, J.H.13
Moon, B.S.14
Kirn, K.Y.15
Park, J.G.16
Eee, K.P.17
Eee, K.Y.18
Kirn, K.N.19
Cho, S.I.20
Park, J.W.21
Eim, H.K.22
more..
-
5
-
-
0028757753
-
-
A2.5 V CMOS delay-locked loop for an 18 Mbit, 500 megabyte/s DRAM, vol. 29, pp. 1491-1496, Dec. 1994.
-
T. Eee, K. Donnelly, J. Ho, J.Zerbe.M. Eohnson.andT. Ishikawa, A2.5 V CMOS delay-locked loop for an 18 Mbit, 500 megabyte/s DRAM, IEEEJ. Solid-State Circuits, vol. 29, pp. 1491-1496, Dec. 1994.
-
IEEEJ. Solid-State Circuits
-
-
Eee, T.1
Donnelly, K.2
Ho, J.3
Ishikawa, J.Z.4
-
6
-
-
0030287146
-
-
A 2.5-ns clock access, 250-MHz, 256-Mb SDRAM with synchronous mirror delay, vol. 31, pp. 1656-1668, Nov. 1996.
-
T. Saeki, Y Nakaoka, M. Fujita, A. Tanaka, K. Nagata, K. Sakakibara, T. Matano, Y Hoshino, K. Miyano, S. Isa, S. Nakazawa, E. Kakehashi, J. M. Drynan, M. Komuro, T. Fukase, H. Iwasaki, M. Takenaka, J. Sekine, M. Igeta, N. Nakanishi, T. Itani, K. Yoshida, H. Yoshino, S. Hashimoto, T. Yoshii, M. Ichinose, T. Imura, M. Uziie, S. Kikuchi, K. Koyama, Y Fukuzo, and T. Okuda, A 2.5-ns clock access, 250-MHz, 256-Mb SDRAM with synchronous mirror delay, IEEE J. Solid-State Circuits, vol. 31, pp. 1656-1668, Nov. 1996.
-
IEEE J. Solid-State Circuits
-
-
Saeki, T.1
Nakaoka, Y.2
Fujita, M.3
Tanaka, A.4
Nagata, K.5
Sakakibara, K.6
Matano, T.7
Hoshino, Y.8
Miyano, K.9
Isa, S.10
Nakazawa, S.11
Kakehashi, E.12
Drynan, J.M.13
Komuro, M.14
Fukase, T.15
Iwasaki, H.16
Takenaka, M.17
Sekine, J.18
Igeta, M.19
Nakanishi, N.20
Itani, T.21
Yoshida, K.22
Yoshino, H.23
Hashimoto, S.24
Yoshii, T.25
Ichinose, M.26
Imura, T.27
Uziie, M.28
Kikuchi, S.29
Koyama, K.30
Fukuzo, Y.31
Okuda, T.32
more..
-
7
-
-
0031072202
-
-
A 256 Mb SDRAM using a register-controlled digital DEE, 72-73, 1997.
-
A. Hatakeyama, H. Mochizuki, T. Aikawa, M. Takita, Y Ishii, H. Tsuboi, S. Fujioka, S. Yamaguchi, M. Koga, Y Serizawa, K. Nishimura, K. Kawabata, Y Okajima, M. Kawano, H. Kojima, K. Mizutani, T. Anezaki, M. Hasegawa, and M. Taguchi, A 256 Mb SDRAM using a register-controlled digital DEE, ISSCC Tech. Dig., pp. 72-73, 1997.
-
ISSCC Tech. Dig., Pp.
-
-
Hatakeyama, A.1
Mochizuki, H.2
Aikawa, T.3
Takita, M.4
Ishii, Y.5
Tsuboi, H.6
Fujioka, S.7
Yamaguchi, S.8
Koga, M.9
Serizawa, Y.10
Nishimura, K.11
Kawabata, K.12
Okajima, Y.13
Kawano, M.14
Kojima, H.15
Mizutani, K.16
Anezaki, T.17
Hasegawa, M.18
Taguchi, M.19
-
8
-
-
0030290680
-
-
Eow-jitter process-independent DEE and PEE based on self-biased techniques, vol. 31, pp. 1723-1732, Nov. 1996.
-
J. G. Maneatis, Eow-jitter process-independent DEE and PEE based on self-biased techniques, IEEE J. Solid-State Circuits, vol. 31, pp. 1723-1732, Nov. 1996.
-
IEEE J. Solid-State Circuits
-
-
Maneatis, J.G.1
-
9
-
-
0031704596
-
-
A 1 Gb SDRAM with ground level recharged bitline and nonboosted 2.1 V word line, 82-83, 1998.
-
S. Eto, M. Matsumiya, M. Takita, Y Ishii, T. Nakamura, K. Kawabata, H. Kano, A. Kitamoto, T. Ikeda, T. Koga, M. Higashino, Y Serizawa, K. Itabashi, O. Tsuboi, Y Yokoyama, and M. Taguchi, A 1 Gb SDRAM with ground level recharged bitline and nonboosted 2.1 V word line, ISSCC Tech. Dig., pp. 82-83, 1998.
-
ISSCC Tech. Dig., Pp.
-
-
Eto, S.1
Matsumiya, M.2
Takita, M.3
Ishii, Y.4
Nakamura, T.5
Kawabata, K.6
Kano, H.7
Kitamoto, A.8
Ikeda, T.9
Koga, T.10
Higashino, M.11
Serizawa, Y.12
Itabashi, K.13
Tsuboi, O.14
Yokoyama, Y.15
Taguchi, M.16
-
10
-
-
33747617622
-
-
Clock buffer chip with absolute delay regulation over process and environmental variations, vol. 25.2, 1992.
-
R. B. Watson Jr., H. A. Collins, and R. Iknaian, Clock buffer chip with absolute delay regulation over process and environmental variations, CICC Tech. Dig., vol. 25.2, 1992.
-
CICC Tech. Dig.
-
-
Watson Jr., R.B.1
Collins, H.A.2
Iknaian, R.3
-
11
-
-
0029717417
-
-
Skew minimization techniques for 256M-bit synchronous DRAM and beyond, in 1996, pp. 192-193.
-
J. Han, J. Eee, S. Yoon, S. Jeong, C. Park, I. Cho, S. Eee, and D. Seo, Skew minimization techniques for 256M-bit synchronous DRAM and beyond, in Proc. Symp. VLSI Circuits Tech. Dig., 1996, pp. 192-193.
-
Proc. Symp. VLSI Circuits Tech. Dig.
-
-
Han, J.1
Eee, J.2
Yoon, S.3
Jeong, S.4
Park, C.5
Cho, I.6
Eee, S.7
Seo, D.8
-
12
-
-
0030168989
-
-
Digital delay locked loop and design technique for high-speed synchronous interface, 79-C, no. 6, pp. 798-807, 1996.
-
Y Okajima, M. Taguchi, M. Yanagawa, K. Nishimura, and O. Hamada, Digital delay locked loop and design technique for high-speed synchronous interface, IEICE Trans. Electron., vol. E79-C, no. 6, pp. 798-807, 1996.
-
IEICE Trans. Electron., Vol. e
-
-
Okajima, Y.1
Taguchi, M.2
Yanagawa, M.3
Nishimura, K.4
Hamada, O.5
-
13
-
-
33746253359
-
-
Precise delay generation using coupled oscillators, 118-119, 1993.
-
J. G. Maneatis and M. A. Horowitz, Precise delay generation using coupled oscillators, ISSCC Tech. Dig., pp. 118-119, 1993.
-
ISSCC Tech. Dig., Pp.
-
-
Maneatis, J.G.1
Horowitz, M.A.2
-
14
-
-
0029405188
-
-
A 300-MHz 4-Mb wave-pipeline CMOS SRAM using a multi-phase PLL, vol. 30, pp. 1189-1195, Nov. 1995.
-
K. Ishibashi, K. Komiyaji, H. Toyoshima, M. Minami, N. Ooki, H. Ishida, T. Yamanaka, T. Nagano, and T. Nishida, A 300-MHz 4-Mb wave-pipeline CMOS SRAM using a multi-phase PLL, IEEE J. Solid-State Circuits, vol. 30, pp. 1189-1195, Nov. 1995.
-
IEEE J. Solid-State Circuits
-
-
Ishibashi, K.1
Komiyaji, K.2
Toyoshima, H.3
Minami, M.4
Ooki, N.5
Ishida, H.6
Yamanaka, T.7
Nagano, T.8
Nishida, T.9
-
15
-
-
0031631230
-
-
An on-chip timing adjuster with sub-100-ps resolution for a high-speed DRAM interface, in 1998, pp. 62-63.
-
H. Noda, M. Aoki, H. Tanaka, O. Nagashima, and H. Aoki, An on-chip timing adjuster with sub-100-ps resolution for a high-speed DRAM interface, in Proc. VLSI Circuits Tech. Dig. Symp. , 1998, pp. 62-63.
-
Proc. VLSI Circuits Tech. Dig. Symp.
-
-
Noda, H.1
Aoki, M.2
Tanaka, H.3
Nagashima, O.4
Aoki, H.5
|