-
1
-
-
85043525349
-
Technology trend of flash-EEPROM-Can flashEEPROM overcome DRAM
-
1992, p. 6.
-
F. Masuoka, Technology trend of flash-EEPROM-Can flashEEPROM overcome DRAM-, in Proc. Symp. VLSI Technology, 1992, p. 6.
-
In Proc. Symp. VLSI Technology
-
-
Masuoka, F.1
-
2
-
-
0030387349
-
Multi-level flash cells and their trade-offs
-
1996, pp. 169-172.
-
B. Eitan, R. Kazerounian, A. Roy, G. Crisenza, P. Cappelletti, and A. Modelli, Multi-level flash cells and their trade-offs, in IEDM Tech. Dig., 1996, pp. 169-172.
-
In IEDM Tech. Dig.
-
-
Eitan, B.1
Kazerounian, R.2
Roy, A.3
Crisenza, G.4
Cappelletti, P.5
Modelli, A.6
-
3
-
-
0029493274
-
Multi-level flash/EPROM memories: New self-convergent programming methods for low-voltage applications
-
1995, pp. 271-274.
-
M.-H. Chi and A. Bergmont, Multi-level flash/EPROM memories: New self-convergent programming methods for low-voltage applications, in IEDM Tech. Dig., 1995, pp. 271-274.
-
In IEDM Tech. Dig.
-
-
Chi, M.-H.1
Bergmont, A.2
-
4
-
-
0029516372
-
Substrate-current-induced hot electron (SCIHE) injection: A new convergence scheme for flash memory
-
1995, pp. 283-286.
-
C.-Y. Hu, D. L. Kencke, S. K. Banerjee, R. Richart, B. Bandyopadhyay, B. Moore, E. Ibok, and S. Garg, Substrate-current-induced hot electron (SCIHE) injection: A new convergence scheme for flash memory, in IEDM Tech. Dig., 1995, pp. 283-286.
-
In IEDM Tech. Dig.
-
-
Hu, C.-Y.1
Kencke, D.L.2
Banerjee, S.K.3
Richart, R.4
Bandyopadhyay, B.5
Moore, B.6
Ibok, E.7
Garg, S.8
-
5
-
-
33749938628
-
Comparison of current flash EEPROM erasing methods: Stability and how to control
-
1992, pp. 595-598.
-
K. Yoshikawa, S. Yamada, J. Miyamoto, T. Suzuki, M. Oshikiri, E. Obi, Y. Hiura, K. Yamada, Y. Ohshima, and S. Atsumi, Comparison of current flash EEPROM erasing methods: Stability and how to control, in IEDM Tech. Dig., 1992, pp. 595-598.
-
In IEDM Tech. Dig.
-
-
Yoshikawa, K.1
Yamada, S.2
Miyamoto, J.3
Suzuki, T.4
Oshikiri, M.5
Obi, E.6
Hiura, Y.7
Yamada, K.8
Ohshima, Y.9
Atsumi, S.10
-
6
-
-
0028735413
-
The solution of over-erase problem controlling poly-Si grain size-Modified scaling principles for FLASH memory
-
1994, pp. 847-850.
-
S. Muramatsu, T. Kubota, N. Nishio, H. M. N. Kodama, M. Horikawa, S. Saito, K. Aral, and T. Okazawa, The solution of over-erase problem controlling poly-Si grain size-Modified scaling principles for FLASH memory, in IEDM Tech. Dig., 1994, pp. 847-850.
-
In IEDM Tech. Dig.
-
-
Muramatsu, S.1
Kubota, T.2
Nishio, N.3
Kodama, H.M.N.4
Horikawa, M.5
Saito, S.6
Aral, K.7
Okazawa, T.8
-
7
-
-
0029484362
-
A new erase VT distribution model for reliability design in high density flash EEPROM
-
1995, p. 171.
-
M. Chi, H. Haggag, and A. Bergemont, A new erase VT distribution model for reliability design in high density flash EEPROM, in Proc. Symp. VLSI Technology, System and Applications, 1995, p. 171.
-
In Proc. Symp. VLSI Technology, System and Applications
-
-
Chi, M.1
Haggag, H.2
Bergemont, A.3
-
8
-
-
0026868413
-
Physical model for characterizating and simulating a FLOTOX EEPROM device
-
vol. 35, no. 5, pp. 705-716, 1992.
-
C.-Y. Wu and C.-F. Chen, Physical model for characterizating and simulating a FLOTOX EEPROM device, Solid State Electron., vol. 35, no. 5, pp. 705-716, 1992.
-
Solid State Electron.
-
-
Wu, C.-Y.1
Chen, C.-F.2
-
9
-
-
0020767087
-
New hot-carrier injection and device degradation in submicron MOSFET's
-
vol. 130, pp. 144-149, 1983.
-
E. Takeda, Y. Nakagome, H. Kume, and S. Sai, New hot-carrier injection and device degradation in submicron MOSFET's, Proc. Inst. Elect. Eng., vol. 130, pp. 144-149, 1983.
-
Proc. Inst. Elect. Eng.
-
-
Takeda, E.1
Nakagome, Y.2
Kume, H.3
Sai, S.4
-
10
-
-
0021515560
-
Hot carrier effects in submicrometer MOS VLSI's
-
vol. 131, pp. 153-162, 1984.
-
E. Takeda, Hot carrier effects in submicrometer MOS VLSI's, Proc. Inst. Elect. Eng., vol. 131, pp. 153-162, 1984.
-
Proc. Inst. Elect. Eng.
-
-
Takeda, E.1
-
11
-
-
0027644488
-
A study of trapezoidal programming waveform for the FLOTOX EEPROM
-
vol. 36, no. 8, pp. 1093-1100, 1993.
-
S. Kong and C. Kwork, A study of trapezoidal programming waveform for the FLOTOX EEPROM, Solid State Electron., vol. 36, no. 8, pp. 1093-1100, 1993.
-
Solid State Electron.
-
-
Kong, S.1
Kwork, C.2
-
12
-
-
0025416877
-
Experimental transient analysis of the tunnel current in EEPROM cells
-
vol. 37, pp. 1081-1086, Apr. 1990.
-
R. Bez, D. Cantarelli, and P. Cappelletti, Experimental transient analysis of the tunnel current in EEPROM cells, IEEE Trans. Electron Devices, vol. 37, pp. 1081-1086, Apr. 1990.
-
IEEE Trans. Electron Devices
-
-
Bez, R.1
Cantarelli, D.2
Cappelletti, P.3
-
13
-
-
0029516230
-
EEPROM/flash sub 3.0 V drain-source bias hot carrier writing
-
1995. pp. 989-991.
-
J. D. Bude, A. Frommer, M. R. Pinto, and G. R. Weber, EEPROM/flash sub 3.0 V drain-source bias hot carrier writing, in IEDM Tech. Dig., 1995. pp. 989-991.
-
In IEDM Tech. Dig.
-
-
Bude, J.D.1
Frommer, A.2
Pinto, M.R.3
Weber, G.R.4
-
14
-
-
0029403785
-
A convergence scheme for over-erased flash EEPROM's using substrate-enhanced hot electron injection
-
vol. 11, pp. 500-502, 1995.
-
C.-Y. Hu, S. K. Banerjee, R. Richart, B. Bamdyopadhyay, B. Moore, E. Ibok, and S. Garg, A convergence scheme for over-erased flash EEPROM's using substrate-enhanced hot electron injection, IEEE Electron Device Lett., vol. 11, pp. 500-502, 1995.
-
IEEE Electron Device Lett.
-
-
Hu, C.-Y.1
Banerjee, S.K.2
Richart, R.3
Bamdyopadhyay, B.4
Moore, B.5
Ibok, E.6
Garg, S.7
-
15
-
-
0022791689
-
A novel floating-gate method for measurement of ultra-low hole and electron gate currents in MOS transistors
-
7, pp. 561-563, Oct. 1986.
-
Y. Nissan-Cohen, A novel floating-gate method for measurement of ultra-low hole and electron gate currents in MOS transistors, IEEE Electron Device Lett., Vol. EDL7, pp. 561-563, Oct. 1986.
-
IEEE Electron Device Lett., Vol. EDL
-
-
Nissan-Cohen, Y.1
-
16
-
-
0025578216
-
Process and device technologies for 16 Mbit EPROM's with large-tilt-angle implanted P-pocket cell
-
1990, pp. 95-98.
-
Y. Ohshima, S. Mori, Y. Kaneko, E. Sakagami, N. Arai, N. Hosokawa, and K. Yoshikawa, Process and device technologies for 16 Mbit EPROM's with large-tilt-angle implanted P-pocket cell, in IEDM Tech. Dig., 1990, pp. 95-98.
-
In IEDM Tech. Dig.
-
-
Ohshima, Y.1
Mori, S.2
Kaneko, Y.3
Sakagami, E.4
Arai, N.5
Hosokawa, N.6
Yoshikawa, K.7
-
17
-
-
0029406134
-
Temperature dependence of gate and substrate currents in the crossover regime
-
vol. 16, p. 506, 1995.
-
D. Esseni, L. Selmi, E. Sangiorgi, R. Bez, and B. Riccö, Temperature dependence of gate and substrate currents in the crossover regime, IEEE Electron Device Lett., vol. 16, p. 506, 1995.
-
IEEE Electron Device Lett.
-
-
Esseni, D.1
Selmi, L.2
Sangiorgi, E.3
Bez, R.4
Riccö, B.5
-
18
-
-
0025575980
-
A novel method for the experimental determination of the coupling noise in submicron EPROM and FLASH EEPROM cells
-
1990, p. 99.
-
R. Bez, E. Camerlenghi, D. Cantarelli, L. Ravazzi, and g. Crisenza, A novel method for the experimental determination of the coupling noise in submicron EPROM and FLASH EEPROM cells, in IEDM Tech. Dig., 1990, p. 99.
-
In IEDM Tech. Dig.
-
-
Bez, R.1
Camerlenghi, E.2
Cantarelli, D.3
Ravazzi, L.4
Crisenza, G.5
-
19
-
-
0030422204
-
Determination of threshold energy for hot electron interface state generation
-
1996. pp. 865-868.
-
J. D. Bude, T. lizuka, and Y. Kamakura, Determination of threshold energy for hot electron interface state generation, in IEDM Tech. Dig., 1996. pp. 865-868.
-
In IEDM Tech. Dig.
-
-
Bude, J.D.1
Lizuka, T.2
Kamakura, Y.3
|