An analog-digital merged neural circuit using pulse width modulation technique

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E82-A, Issue 2, 1999, Pages 356-363

  Morie, Takashi ^a  

^a HIROSHIMA UNIVERSITY   (Japan)

Author keywords

Lsi implementation; Neural networks; Pulse width modulation; PWM

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; INTEGRATED CIRCUIT LAYOUT; MATHEMATICAL TRANSFORMATIONS; NEURAL NETWORKS; PULSE WIDTH MODULATION;

LATCH COMPARATORS; NEURAL CIRCUITS; SIGMOIDAL TRANSFORMATION; SOFTWARE PACKAGE SPICE;

LSI CIRCUITS;

EID: 0032669065     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (17)

1. C. Park, K. Buckmann, J. Diamond, U. Santoni, S. The, M. Holler, M. Glier, C. Scofield, and L. Nunez, "A radial basis function neural network with on-chip learning," Proc. Int. Joint Conf. on Neural Networks, pp.3035-3038, 1993.
2. Y. Kondo, Y. Koshiba, Y. Arirna, M. Murasaki, T. Yamada, H. Amishiro, H. Shinohara, and H. Mori, "A 1.2GFLOPS neural network chip exhibiting fast convergence," ISSCC, pp.218-219, 1994.
3. O. Saito, K. Aihara, O. Fujita, and K. Uchimura, "A l M synapse self-learning digital neural network chip," ISSCC, pp.94-95, 1998.
4. Y. Hirai and M. Yasunaga, "A PDM digital neural network system with 1,000 neurons fully interconnected via 1,000,000 G-bit synapses," Proc. ICONIP, pp.1251-1256, 1996.
5. C.R. Schneider and H.C. Card, "Analog CMOS deterministic Boltzmann circuits," IEEE J. Solid-State Circuits, vol.28, pp.907-914, 1993.
6. T. Morie and Y. Amemiya, "An all-analog expandable neural network LSI with on-chip backpropagation learning," IEEE J. Solid-State Circuits, vol.29, pp.1086-1093, 1994.
7. T. Morie, O. Fujita, and K. Uchimura, "Self-learning analog neural network LSI with high-resolution non-volatile analog memory and a partially-serial weight-update architecture," IEICE Trans. Electron., vol.E80-C, pp.990-995, 1997.
8. A. Iwata and M. Nagata, "A concept of analog-digital merged circuit architecture for future VLSI's," IEICE Trans. Fundamentals., vol.E79-A, no.2, pp.145-157, 1996.
9. M. Nagata, J. Funakoshi, and A. Iwata, "A PWM signal processing core circuit based on a switched current integration technique," IEEE J. Solid-State Circuits, vol.33, no.l, pp.53-60, 1998.
10. T. Morie, S. Sakabayashi, M. Nagata, and A. Iwata, "Nonlinear function generators and chaotic signal generators using a pulse-width modulation method," Electron. Lett., vol.33, no.16, pp.1351-1352, 1997.
11. K. Aihara, T. Takabe, and M. Toyoda, "Chaotic neural networks," Phys. Lett. A, vol.144, pp.333-340, 1990.
12. E.I. El-Masry, ILK. Yang, and M.A. Yakout, "Implementations of artificial neural networks using current-mode pulse width modulation technique," IEEE Trans. Neural Networks, vol.8, no.3, pp.532-548, 1997.
13. J.C. Bor and C.Y. Wu, "Realization of the CMOS pulsewidth-modulation (PWM) neural network with onchip learning," IEEE Trans. Circuits & Syst. II, vol.45, no.l, pp.96-107, 1998.
14. PAY. Hollis, J.S. Harper, and J.J. Paulos, "The effect of precision constraints in a backpropagation learning network," Neural Computation, vol.2, pp.363-373, 1990.
15. D.D. Caviglia, M. Valle, and G.M. Bisio, "Effects of weight discretization on the back propagation learning method: Algorithm design and hardware realization," Proc. Int. Joint Conf. on Neural Networks, pp.II-631-637, June 1990.
16. [IG] J.L. Holt and J. Hwang, "Finite precision error analysis of neural network electronic hardware implementations," Proc. Int. Joint Conf. on Neural Networks, pp.I-519-525, Seattle, July 1991.
17. B.W. Lee and S.W. Kim, "Required dynamic range and accuracy of electronic synapses for character recognition applications," IEEE Proc. of Int. Symp. Circuits and Systems, pp.1545-1548, San Diego, May 1992.