An All-Analog Expandable Neural Network LSI with On-Chip Backpropagation Learning

IEEE Journal of Solid-State Circuits

Volumn 29, Issue 9, 1994, Pages 1086-1093

  Morie, Takashi ^a   Amemiya, Yoshihito ^b  

^a NTT CORPORATION   (Japan)

^b HOKKAIDO UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ERROR CORRECTION; ERRORS; INTEGRATED CIRCUIT LAYOUT; INTEGRATED CIRCUIT MANUFACTURE; LEARNING SYSTEMS; LINEAR NETWORKS; NEURAL NETWORKS; PERFORMANCE;

CONTINUOUS NEURON STATE OPERATION; CONTINUOUS TIME OPERATION; FEEDBACK CONNECTIONS; OFFSET ERRORS; ON CHIP BACKPROPAGATION LEARNING;

LSI CIRCUITS;

EID: 0028495068     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.309904     Document Type: Article

References (16)

1. F. J. Pineda, “Recurrent backpropagation and the dynamical approach to adaptive neural computation,” Neural Computation, vol. 1, pp. 161-172, 1989.
2. R. J. Williams and D. Zipser, “A learning algorithm for continually running fully recurrent neural networks,” Neural Computation, vol. 1, pp. 270-280, 1989.
3. K. Doya and S. Yoshizawa, “Adaptive neural oscillator using continuous-time back-propagation learning,” Neural Networks, vol. 2, pp. 375-385, 1989.
4. M. Griffin, G. Tahara, K. Knorpp, R. Pinkham and B. Riley, “An 11-million transistor neural network execution engine,” IEEE Int. Solid-State Circuits Conf. Dig., pp. 180-181, 1991.
5. D. Hammerstrom, “Neural networks at work,” IEEE Spectrum, vol. 30, pp. 26-32, 1993.
6. Y. Arima, K. Mashiko, K. Okada, T. Yamada, A. Maeda, H. Notani, H. Kondoh and S. Kayano, “A 336-neuron 28k-synapse self-learning neural network chip with branch-neuron-unit architecture,” IEEE J. Solid-State Circuits, vol. 26, pp. 1637-1644, 1991.
7. J. Alspector, A. Jayakumar and S. Luna, “Experimental Evaluation of Learning in a Neural Microsystem,” in Advances in Neural Information Processing Systems 4, J. E. Moody, S. J. Hanson and R. P. Lippmann, Eds. Morgan Kaufmann, 1992, pp. 871-878.
8. T. Shima, T. Kimura, Y. Kamatani, T. Itakura, Y. Fujita and T. Iida, “Neuro chips with on-chip back-propagation and/or Hebbian learning,” IEEE J. Solid-State Circuits, vol. 27, pp. 1868-1876, 1992.
9. C. Schneider and H. Card, “Analog CMOS contrastive Hebbian networks,” in Proc. SPIE, 1992, vol. 1709, pp. 726-735.
10. J. Van der Spiegel, P. Mueller, Blackman, P. Chance, C. Donham, R. Etienne-Cummings and P. Kinget, “An analog neural computer with modular architecture for real-time dynamic computations,” IEEE J. Solid-State Circuits, vol. 27, pp. 82-92, 1992.
11. D. E. Rumelhart, J. L. McClelland and the PDP Research Group, Parallel Distributed Processing. Cambridge, MA: MIT, 1986.
12. T. Morie, O. Fujita and Y. Amemiya, “Analog VLSI implementation of adaptive algorithms by an extended Hebbian synapse circuit,” IEICE Trans. Electron., vol. 75-C, pp. 303-311, 1992.
13. T. Morie and Y. Amemiya, “Deterministic Boltzmann machine learning improved for analog LSI implementation,” IEICE Trans. Electron., vol. 76-C, pp. 1167-1173, 1993.
14. P. Baldi and F. Pineda, “Contrastive learning and neural oscillations,” Neural Computation, vol. 3, pp. 526-545, 1991.
15. K. Bult and H. Wallinga, “A CMOS four-quadrant analog multiplier,” IEEE J. Solid-State Circuits, vol. 21, pp. 430-435, 1986.
16. O. Fujita and Y. Amemiya, “A floating-gate analog memory device for neural networks,” IEEE Trans. Electron Devices, vol. 40, pp. 2029-2035, 1993.