Analog CMOS Deterministic Boltzmann Circuits

IEEE Journal of Solid-State Circuits

Volumn 28, Issue 8, 1993, Pages 907-914

  Schneider, Christian R ^a   Card, Howard C ^a  

^a UNIVERSITY OF MANITOBA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

NEURAL NETWORKS;

ANALOG CMOS DETERMINISTIC BOLTZMANN CIRCUITS; ANALOG NEURAL NETWORK (ANN); CAPACITIVE SYNAPTIC WEIGHT STORAGE; DETERMINISTIC BOLTZMANN LEARNING (DBL); SYNAPSE ANN;

CMOS INTEGRATED CIRCUITS;

EID: 0027641150     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.231327     Document Type: Article

References (21)

1. J. Alspector, R. B. Allen, and A. Jayakumar, “Relaxation networks for large supervised learning problems,” Adv. Neural Info. Proc. Syst., vol. 3, pp. 1015–1021, 1991.
2. Y. Arima etal., “A self-learning neural network chip with 125 neurons and 10K self-organization synapses,” IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 607–611, 1991.
3. C. Galland and G. E. Hinton, “Deterministic Boltzmann learning in networks with asymmetric connectivity,” in ConnectionistModels: Proc. 1990 Summer School, D. S. Touretzky et al., Eds., pp. 3–9.
4. B. Gilbert, “A high-performance monolithic multiplier using active feedback,” IEEE J. Solid-State Circuits, vol. SC-9, pp. 364–373, 1974.
5. G. E. Hinton, “Deterministic Boltzmann learning performs steepest descent in weight space,” Neural Computation, vol. 1, no. 1, pp. 143–150, 1989.
6. G. E. Hinton and D. C. Plaut, “Using fast weights to deblur old memories,” in Proc. Cognitive Sciences Conf. (Seattle, WA), 1987, pp. 177–186.
7. M. Holler, S. Tam, H. Castro, and R. Benson, “An electrically trainable aritifical neural network with 10240 floating gate synapses,” in Proc. 1989 Int. Joint Conf. Neural Networks, 1989, pp. II-191–196.
8. J. Hopfield, “Neurons with graded response have collective properties like those of two-state neurons,” Proc. Nat. Acad. Sci., vol. 81, pp. 3088–3092, 1984.
9. R. A. Jacobs, M. I. Jordan, S. J. Nowlan, and G. E. Hinton, “Adaptive mixtures of local experts,” Neural Computation, vol. 3, no. 1, 1991.
10. C. A. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1988.
11. J. R. Movellan, “Contrastive Hebbian learning in the continuous Hopfield model,” in Connectionist Models: Proc. 1990 Summer School, D. S. Touretzky et al., Eds., pp. 10–17.
12. C. Peterson and J. R. Anderson, “A mean field theory learning algorithm for neural networks,” Complex Syst., no. 1, pp. 995–1019, 1987.
13. C. Peterson and E. Hartman, “Explorations of the mean field theory learning algorithm,” Neural Networks, vol. 2, pp. 475–494, 1989.
14. D. E. Rumelhart and J. L. McClelland, Parallel Distributed Processing. Cambridge, MA: MIT Press, 1986.
15. C. R. Schneider and H. C. Card, “Analog CMOS Hebbian synapses,” Electron Lett., vol. 27, pp. 785–786, 1991.
16. C. R. Schneider and H. C. Card, “CMOS implementation of analog Hebbian synaptic learning circuits,” in Proc. IJCNN (Seattle), vol. 1, July 1991, pp. 437–442.
17. R. Schneider, Ph.D. dissertation, “Analog CMOS circuits for artificial neural networks,” Dept. Elect, and Comp. Engg., Univ. of Manitoba, Winnipeg, Man., Canada, 1991.
18. D. B. Schwartz, R. E. Howard, and W. E. Hubbard, “A programmable analog neural network chip,” IEEE J. Solid-State Circuits, vol. 24, no. 2, 313–319, 1989.
19. P. A. Shoemaker, I. Lagnado, and R. Shimabukuro, “Artificial neural network implementation with floating gate MOS devices,” in Proc. Hardware Implementations Neuron Nets and Synapses, NSF/ONR Workshop (San Diego, CA), P. Mueller, Ed., Jan. 14–15, 1988, pp. 114–119.
20. S. M. Sze, Physics of Semiconductor Devices. New York: Wiley, 1981.
21. Y. Arima et al., “A 336-neuron, 28K-synapse, self-learning neural network chip with branch neuron unit architecture,” IEEE J. Solid-State Circuits, vol. 26, no. 11, pp. 1637–1644, 1991.