Realization of the CMOS pulsewidth-modulation (PWM) neural network with on-chip learning

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 45, Issue 1, 1998, Pages 96-107

  Bor, Jenn Chyou ^a   Wu, Chung Yu ^a  

^a National Science Council   (Taiwan)

Author keywords

Mixed mode circuit; Neural network; Pulsewidth modulation (pwm)

Indexed keywords

CMOS INTEGRATED CIRCUITS; LEARNING SYSTEMS; PULSE WIDTH MODULATION; VLSI CIRCUITS;

MIXED-MODE CIRCUITS;

NEURAL NETWORKS;

EID: 0031674051     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.659460     Document Type: Article

References (14)

1. A. F. Murray and A. V. W. Smith Asynchronous VLSI neural networks using pulse stream arithmetic," IEEE J. Solid-State Circuits, vol. 23, pp. 688-697, June 1988.
2. J. E. Tomberg and K. Kaski Pulse-density modulation technique in VLSI implementations of neural network algorithms," IEEE J. SolidState Circuits, vol. 25, pp. 1277-1286, Oct. 1990.
3. A. F. Murray, D. Del Corso, and L. Tarassenko Pulse-stream VLSI neural networks mixing analog and digital techniques," IEEE Trans. Neural Networks, vol. 2, pp. 193-204, Mar. 1991.
4. J. Meador, A. Wu, C. Cole, N. Nintunze, and P. Chintrakulchai Programmable impulse neural circuits," IEEE Trans. Neural Networks, vol. 2, pp. 101-109, Jan. 1991.
5. A. Hamilton, A. F. Murray, D. J. Baxter, S. Churcher, H. M. Reekie, and L. Tarassenko Integrated pulse stream neural networks: Results, issues, and pointers," IEEE Trans. Neural Networks, vol. 3, pp. 404113, May 1992.
6. B. A. De Cock, D. Maurissens, and J. Cornells A CMOS pulsewidth modulator/pulse-amplitude modulator for four-quadrant analog multipliers," IEEE J. Solid-State Circuits, vol. 27, pp. 151-154, Sept. 1992.
7. R. Woodburn, H. M. Reekie, and A. F. Murray Pulse-stream circuits for on-chip learning in analogue VLSI neural networks," in Proc. 1994 IEEE Int. Symp. Circuits Systems, vol. 4, pp. 103-106.
8. Y. Berg, J.-E. Ruth, and T. S. Lande Scalable mean rate signal encoding analog neural network," in Proc. 1995 IEEE Int. Symp. Circuits Systems, vol. 3, pp. 1668-1671.
9. L. M. Reyneri A performance analysis of pulse stream neural and fuzzy computing systems," IEEE Trans. Circuits Syst. II, vol. 42, pp. 642-660, Oct. 1995. [10] D. E. Rumelhart, J. L. McClelland, and the PDF Research Group,
10. Parallel Distributed Processing. Cambridge, MA: MIT Press, 1986. [11] R. P. Lippmann An introduction to computing with neural nets," IEEE
11. Acoust., Speech, Signal Processing Mag., pp. 4-22, Apr. 1987. [12] R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Processing. New York: Wiley, 1986.
12. J.-C. Bor and C.-Y. Wu Analog electronic cochlea design using multiclock switched-capacitor circuit," IEEE Trans. Neural Networks, vol. 7, pp. 155-166, Jan. 1996.
13. T. Morie and Y. Amemiya An all-analog expandable neural network LSI with on-chip backpropagation learning," IEEE J. Solid-State Circuits, vol. 29, Sept. 1994.
14. T. Shima, T. Kimura, Y. Kamatani, T. Itakura, Y. Fujita, and T. lida Neuro chips with on-chip back-propagation and/or Hebbian learning," IEEE J. Solid-State Circuits, vol. 27, pp. 1868-1876, 1992.