Implementations of artificial neural networks using current-mode pulse width modulation technique

IEEE Transactions on Neural Networks

Volumn 8, Issue 3, 1997, Pages 532-548

  El Masry, Ezz I ^a,b   Yang, Hong Kui ^c   Yakout, Mohamed A ^c  

^a IEEE   (Saudi Arabia)

^b KING FAHD UNIVERSITY OF PETROLEUM AND MINERALS   (Saudi Arabia)

^c DALHOUSIE UNIVERSITY   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; PULSE WIDTH MODULATION;

CURRENT MODE PULSE WIDTH MODULATION (CM PWM) TECHNIQUE; DISCRETE TIME CELLULAR NEURAL NETWORKS (DT CNN'S); WEIGHTED SUMMATION OPERATION (WSO); WINNER TAKE ALL (WTA) CIRCUIT;

NEURAL NETWORKS;

EID: 0031140541     PISSN: 10459227     EISSN: None     Source Type: Journal    
DOI: 10.1109/72.572093     Document Type: Article

References (25)

1. M. Chester, Neural Networks: A Tutorial. Englewood Cliffs, NJ: Prentice-Hall, 1993.
2. C. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989.
3. R. P. Lippmann, "An introduction to computing with neural nets," IEEE Acoust., Speech, Signal Processing Mag., pp. 4-22, Apr. 1987.
4. J. A. Nossek et al., "Cellular neural networks: Theory and circuit design," Int. J. Circuit Theory Applicat., pp. 533-553, 1992.
5. A. F. Murray, D. D. Corso, and L. Tarssenko, "Pulse-stream VLSI neural networks mixing analog and digital techniques," IEEE Trans. Neural Networks, vol. 2, pp. 193-204, Mar. 1991.
6. C. Toumazou, F. J. Lidgey, and D. G. Haigh, Analog IC Design: The Current-Mode Approach. London: Peter Peregrinus, 1990.
7. S. Satyanarayana, Y. P. Tsividis, and H. P. Graf, "A reconfigurable VLSI neural networks," IEEE J. Solid-State Circuits, vol. 27, pp. 67-81, Jan. 1992.
8. B. Linares-Barranco and E. Sanchez-Sinencio et al., "A modular T-mode design approach for analog neural hardware implementations," IEEE J. Solid-State Circuits, vol. 27, pp. 701-713, May 1992.
9. A. Rodriguez-Vazquez et al., "Current-mode technique for the implementation of continuous- and discrete-time cellular neural networks," IEEE Trans. Circuits Syst. II: Analog and Digital Signal Processing, vol. 40, pp. 132-146, Mar. 1993.
10. H. K. Yang and Ezz I. El-Masry, "A CMOS current-mode PWM technique for analog neural network implementations," in 1994 IEEE Int. Symp. Circuits Syst., London, May 1994, pp. 6.355-6.358.
11. D. Vallancourt and T. P. Tsvidis, "A fully programmable sampled-data analog CMOS filters with transfer-unction coefficients determined by timing," IEEE J. Solid-State Circuits, vol. 22, pp. 1022-1030, Dec. 1987.
12. R. A. De Cock, D. Maurissens, and J. Cornelis, "CMOS pulse-width-modulator/pulse-amplitude modulator for four-quadrant analog multipliers," IEEE J. Solid-State Circuits, vol. 27, pp. 1289-1293, Sept. 1992.
13. F. G. Stremler, Introduction to Communication Systems, 3rd ed. Reading, MA: Addison-Wesley, 1990, pp. 397-398.
14. H. Harrer and J. A. Nossek, "Discrete-time cellular neural networks," Int. J. Circuit Theory Applicat., vol. 20, pp. 453-467, 1992.
15. T. Matsumoto et al., "CNN cloning template: Connected component detector," IEEE Trans. Circuits Syst., vol. 37, pp. 633-635, 1990.
16. H. Harrer et al., "An analog implementation of discrete-time cellular neural networks," IEEE Trans. Neural Networks, vol. 3, pp. 466-476, 1992.
17. D. A. Freitas and K. W. Current, "CMOS current comparator circuit," Electron. Lett., vol. 19, pp. 695-697, 1983.
18. H. Traff, "Novel approach to high-speed CMOS current comparators," Electron. Lett., vol. 19, no. 3, pp. 695-697, Jan. 1992.
19. S. T. Dupuie and M. Ismail, "High-frequency CMOS transconductors," in Analog IC Design: The Current-Mode Approach, C. Toumazou, F. J. Lidgey, and D. G. Haigh, Eds. London: Peter Peregrinus, 1990, pp. 181-238.
20. H. C. Yang, T. S. Fiez, and D. J. Allstot, "Current-feedthrough effects and cancellation techniques in switched-current circuits," in Proc. IEEE Int. Symp. Circuits Syst., 1990, pp. 3186-3188.
21. H. K. Yang and Ezz I. El-Masry, "Current feedthrough analysis and cancellation in current sample/hold circuits," Proc. Inst. Elec. Eng. Circuits, Devices, Syst., vol. 141, no. 6, pp. 510-516, Dec. 1994.
22. A. Murray, "Pulse technique in neural VLSI: A review," in Proc. IEEE Int. Symp. Circuits Syst., 1992, pp. 2204-2207.
23. A. F. Murray and A. V. W. Smith, "Asynchronous VLSI neural networks using pulse-stream arithmetic," IEEE J. Solid-State Circuits, vol. 23, no. 3, pp. 688-697, June 1988.
24. H. P. Graf and L. D. Jackel, "Analog electronic neural network circuits," IEEE Circuits Devices Mag., vol. 5, no. 4, pp. 44-49, July 1989.
25. R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Processing. New York: Wiley, 1986.