Systematic design for optimization of high-speed self-calibrated pipelined A/D converters

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 45, Issue 12, 1998, Pages 1513-1526

  Goes, Joäo ^a   Vital, Joäo C ^a   Franca, José E ^a  

^a INSTITUTO SUPERIOR TÉCNICO   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

CALIBRATION; DESIGN; ENERGY DISSIPATION; OPTIMIZATION; PERFORMANCE; PIPELINE PROCESSING SYSTEMS;

SELF-CALIBRATION;

ANALOG TO DIGITAL CONVERSION;

EID: 0032259908     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.746663     Document Type: Article

References (32)

1. B. Sheu, M. Ismail, E. Sanchez-Sinencio, and T.H. Wu, Microsystems Technology for Multimedia Applications: An Introduction. Piscataway, NJ: IEEE Press, 1995, vol. 1.
2. H.S. Lee, D. Hodges, and P.R. Gray, "A self-calibrating 15 bit CMOS A/D converter," IEEE J. Solid-State Circuits, vol. SC-19, pp. 813-819, Dec. 1984.
3. M. de Wit, K.-S. Tan, R.K. Hester, "A low-power 12-b analog-todigital converter with on-chip precision trimming," IEEE J. Solid-State Circuits, vol. 28, pp. 455-461, Apr. 1993.
4. K.-S. Tan, S. Kiriaki, M. De Wit, J.W. Fattaruso, C.-Y. Tsay et al, "Error correction techniques for high-performance differential A/D converters," IEEE J. Solid-State Circuits, vol. 25, pp. 1318-1326, Dec. 1990.
5. J. Robert, G.C. Temes, V. Valencic, R. Dessoulavy, and P. Deval, "A 16-bit low-voltage CMOS A/D converter," IEEE J. Solid-State Circuits, vol. SC-22, pp. 157-163, Apr. 1987.
6. M. Sarhang-Nejad and G.C. Temes, "A high-resolution multi-bit AE ADC with digital correction and relaxed amplifier requirements," IEEE J. Solid-State Circuits, vol. 28, pp. 648-660, June 1993.
7. J.W. Fattaruso, S. Kiriaki, M. de Wit, and G. Warwar, "Self-calibration techniques for a second-order multi-bit sigma-delta modulator," IEEE J. Solid-State Circuits, vol. 28, pp. 1216-1223, Dec. 1993.
8. S. Sutarja, "A pipelined 13-bit, 250-ks/s, 5-V analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 23, pp. 1316-1323, Dec. 1988.
9. B.-S. Song, M.F. Tompset, and K.R. Lakshmikumar, "A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter," IEEE J. Solid-State Circuits, vol. 23, pp. 1324-1333, Dec. 1988.
10. B. Razavi and B.A. Wooley, "A 12-b 5-MSample/s two-step CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 27, pp. 1667-1678, Dec. 1992.
11. Y.-M. Lin, B. Kirn, and P.R. Gray, "A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-//m CMOS," IEEE J. Solid-State Circuits, vol. 26, pp. 628-636, Apr. 1991.
12. A.N. Karanicolas, H.-S. Lee, and K.L. Bacrania, "A 15-b 1-Msample/s digitally self-calibrated pipeline ADC," IEEE J. Solid-State Circuits, vol. 28, pp. 1207-1215, Dec. 1993.
13. T.H. Shu, B.S. Song, and K. Bacrania, "A 13-b 10-Msample/s ADC digitally calibrated with oversampling Delta-Sigma converter," IEEE J. Solid-State Circuits, vol. 4, pp. 443-452, Apr. 1995.
14. B.-S. Song, S.-H. Lee, and M.F. Tompsett, "A 10-b 15-MHz CMOS recycling two-step A/D converter," IEEE J. Solid-State Circuits, vol. 25, pp. 1328-1338, Dec. 1990.
15. T.B. Cho, D.W. Cline, C.S. G. Conroy, and P. R. Gray, "Design considerations for high-speed low-power low-voltage CMOS analog-to-digital converters," in Proc. Third Workshop on Advances in Analogue Circuit Design, Delft, The Netherlands, 1994.
16. S.H. Lewis, "Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications," IEEE Trans. Circuits Syst. 11, vol. 39, pp. 516-523, Aug. 1992.
17. M. Yotsuyanagi, T. Etoh, and K. Hirata, "A 10-b 50-MHz pipelined CMOS A/D converter with S/H," IEEE J. Solid-State Circuits, vol. 28, pp. 292-300, Mar. 1993.
18. C.S.G. Conroy, D. W. Cline, and P. R. Gray, "An 8-b 85-MS/s parallel pipeline A/D converter in 1 μm CMOS," IEEE J. Solid-State Circuits, vol. 28, pp. 447-54, Apr. 1993.
19. E.G. Soenen and R.L. Geiger, "An architecture and an algorithm for fully digital correction of monolithic pipelined ADC's," IEEE Trans. Circuits Syst. //, vol. 42, pp. 143-153, Mar. 1995.
20. S.-H. Lee and B.-S. Song, "Simplified digital calibration for multistage analog-to-digital converters," in Proc. IEEE Int. Symp. Circuits and Systems, Chicago, IL, 1993, pp. 1216-1219.
21. K. Bult and G. Geelen, "A fast-settling CMOS OpAmp for SC circuits with 90 dB DC gain and 116 MHz unity-gain frequency," in Proc. IEEE Int. Solid-State Circuits Conf., 1990, pp. 108-109.
22. B. Razavi and B.A. Wooley, "Design techniques for high-speed, high-resolution comparators," IEEE J. Solid-State Circuits, vol. 27, pp. 1916-1926, Dec. 1992.
23. S.H. Lewis, H.S. Fetterman, G. F. Gross, Jr., R. Ramachandran, and T. R. Viswanathan, "A 10-b 20-Msample/s analog-to-digital converter," IEEE]. Solid-State Circuits, vol. 27, pp. 351-358, Mar. 1992.
24. C.-A. Gobet and A. Knob, "Noise analysis of switched capacitor networks," IEEE Trans. Circuits Syst., vol. CAS-30, pp. 37-43, Jan. 1983.
25. R. Gregorian and G.C. Temes, Analog MOS Integrated Circuits for Signal Processing, R.A. Johnson and G. Szentirmai, Eds. New York: Wiley, 1986.
26. M. Nakaya, T. Kumamoto, T. Miki, and Y. Horiba, "Analysis of reference-tap-voltage fluctuation in flash A/D converter," Trans. Electr. Comput. Eng. Japan, vol. J69-C, no. 3, pp. 237-244, Mar. 1986.
27. J. Goes, J. Franca, N. Paulino, J. Grilo, and G.C. Temes, "High-linearity calibration of low-resolution digital-to-analog converters," in Proc. IEEE Int. Symp. Circuits and Systems, London, U.K., 1994, pp. 345-348.
28. S.-H. Lee and B.-S. Song, "Digital-domain calibration of multistep analog-to-digital converters," IEEE J. Solid-State Circuits, vol. 27, pp. 1679-1688, Dec. 1992.
29. S.H. Lewis, "Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video rate applications," IEEE Trans. Circuits Syst. II, vol. 39, pp. 516-523, Aug. 1992.
30. F. Medeiro, R. Rodn'guez-Macias, F.V. Fernândez, R. Domi'nguezCastro, J.L. Huertas et al., "Global design of analog cells using statistical optimization techniques," Analog Integrated Circuits and Signal Processing, vol. 6, no. 3, pp. 179-195, Nov. 1994.
31. Z. Chang and W. Sansen, "Feedforward compensation techniques for high frequency CMOS amplifiers," IEEE J. Solid-State Circuits, vol. 25, pp. 1590-1595, Dec. 1990.
32. F. Op't Eynde and W. Sansen, "A CMOS wideband amplifier with 800 MHz gain-bandwidth," in Proc. IEEE CICC'91, pp. 9.1.1-9.1.4.