A 10-b 20-Msample/s Analog-to-Digital Converter

IEEE Journal of Solid-State Circuits

Volumn 27, Issue 3, 1992, Pages 351-358

  Lewis, Stephen H ^a   Fetterman, H Scott ^b   Gross, George F ^b   Ramachandran, R ^b   Viswanathan, T R ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, CMOS - DESIGN; NOISE, SPURIOUS SIGNAL - SIGNAL TO NOISE RATIO; REDUNDANCY; SIGNAL DISTORTION;

DIGITAL CORRECTION; PIPELINED ANALOG-DIGITAL CONVERTERS;

DATA CONVERSION, ANALOG TO DIGITAL;

EID: 0026836960     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.121557     Document Type: Article

References (26)

1. J. G. Peterson, “A monolithic video A/D converter,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 932–937, Dec. 1979.
2. B. Zojer, B. Astegher, H. Jessner, and R. Petschacher. “A 10 b 75 MHz subranging ADC,” in ISSCC Dig. Tech. Papers, Feb. 1990. pp. 164–165.
3. J. Marsh, K. Lofstrom, H. J. Engert, and B. Price, “A 10 bit 75 mega-sample per second A/D converter,” in Proc. Custom Integrated Circuits Conf., 1991, pp. 26.6.1-26.6.4
4. P. Real, D. H. Robertson, C. W. Mangelsdorf, and T. L. Tewksbury, “A wide-band 10-b 20-Ms/s pipelined ADC using current-mode signals,” IEEE J. Solid-State Circuits, vol. 26, pp. 1103–1109, Aug. 1991.
5. A. Matsuzawa et al., “A 10 b 30 MHz two-step parallel BiCMOS ADC with internal S/H,” in ISSCC Dig. Tech. Papers, Feb. 1990, pp. 162–163.
6. B.-S. Song, S.-H. Lee, and M. F. Tompsett, “A 10-b 15-MHz CMOS recycling two-step A/D converter,” IEEE J. Solid-State Circuits. vol. 25, pp. 1328–1338, Dec. 1990.
7. K. Martin, “A high-speed, high accuracy pipeline A/D converter,” in Proc. Asilomar Conf. Circuits Syst., Computers, 1981, pp. 489–492.
8. G. C. Temes, “High-accuracy pipeline A/D converter configuration,” Electron. Lett., pp. 762–763, Aug. 1985.
9. S. H. Lewis and P. R. Gray, “A pipelined 5-Msamples/s 9-bit analog-to-digital converter,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 954–961, Dec. 1987.
10. S. Sutarja and P. R. Gray, “A pipelined 13-bit, 250-ks/s, 5-V analog-to-digital converter,” IEEE J. Solid-State Circuits, vol. 23. pp. 1316–1323, Dec. 1988.
11. B.-S. Song, M. F. Tompsett, and K. R. Lakshmikumar, “A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter,” IEEE J. Solid-State Circuits, vol. 23, pp. 1324–1333, Dec. 1988.
12. S. H. Lewis, “Video-rate analog-to-digital conversion using pipelined architectures,” Univ. California, Berkeley, Memo. UCB/ERL M87/90, Nov. 1987.
13. G. G. Gorbatenko, “High-performance parallel-serial analog to digital converter with error correction,” in IEEE Nat. Conv. Rec. (New York), Mar. 1966.
14. O. A. Horna “A 150 Mbps A/D and D/A conversion system,” Comstat Tech. Rev., vol. 2, no. 1, pp. 52–57, 1972.
15. S. Taylor, “High speed analog-to-digital conversion in integrated circuits,” Ph.D. dissertation, Univ. California, Berkeley, pp. 30–42, 1978.
16. M. Snelgrove, private communication.
17. G. Jusuf, “A 1-bit/cycle algorithmic analog-to-digital converter without high-precision comparators,” Univ. California, Berkeley. Memo. UCB/ERL M90/69, Aug. 1990
18. S. H. Lewis, H. S. Fetterrnan, G. F. Gross, Jr., R. Ramachandran, and T. R. Viswanathan, “A pipelined 9-stage video-rate analog-to-digital converter,” in Proc. Custom Integrated Circuits Conf., 1991, pp. 26.4.1-26.4.4
19. S. Sutarja, “High-resolution pipelined analog-to-digital conversion,” Univ. California, Berkeley„ Memo. UCB/ERL M88/27, May 1988, pp. 40–42.
20. Y.-M. Lin, B. Kim, and P. R. Gray, “A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-μm CMOS,” IEEE J. Solid-State Circuits, vol. 26, pp. 628–636, Apr. 1991.
21. J. H. Fischer, private communication.
22. T. C. Choi et al., “High-frequency CMOS switched-capacitor filters for communications application,” IEEE J. Solid-State Circuits, vol. SC-18, pp. 652–664, Dec. 1983.
23. P. R. Gray, private communication.
24. G. Nicollini, P. Confalonieri, and D. Senderowicz, “A fully differential sample-and-hold circuit for high-speed applications,” IEEE J. Solid-State Circuits, vol. 24, pp. 1461–1465, Dec. 1989.
25. D. Senderowicz, S. F. Dreyer, J. H. Huggins, C. F. Rahim, and C. A. Laber, “A family of differential NMOS analog circuits for a PCM codec filter chip,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 1014–1023, Dec. 1982.
26. N. S. Sooch, “MOS cascade current mirror,” U.S. Patent 4 550 284, Oct. 1985.