A 15-b 1-Msample/s Digitally Self-Calibrated Pipeline ADC

IEEE Journal of Solid-State Circuits

Volumn 28, Issue 12, 1993, Pages 1207-1215

  Karanicolas, Andrew N ^a   Lee, Hae Seung ^a   Bacrania, Kantilal L ^b  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^b Harris Semiconducton ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL SIGNAL PROCESSING; INTEGRATED CIRCUITS; SOLID STATE DEVICES;

CAPACITOR MISMATCH; PIPELINE ARCHITECTURE; POWER DISSIPATION; SELF-CALIBRATION;

ANALOG TO DIGITAL CONVERSION;

EID: 0027853599     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.261994     Document Type: Article

References (15)

1. P. W. Li, M. J. Chin, P. R. Gray, and R. Castello, “A ratio independent algorithmic analog-to-digital conversion technique.” IEEE J. Solid-State Circuits, vol. SC-19, no. 6, pp. 1138–1143, Dec. 1984.
2. C. C. Shih et al., “Reference refreshing cyclic analog-to-digital and digital-to-analog converters,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 544–554, Aug. 1986.
3. B.-S. Song, M. F. Tompset, and K. R. Lakshmikumar, “A 12-b 1-Msample/s capacitor error-averaging pipelined A/D converter,” IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1324–1333, Dec. 1988.
4. H. Ohara et al., “A CMOS programmable self-calibrating 13-b eight-channel data acquisition peripheral,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 930–938, Dec. 1987.
5. Z. G. Boyacigiller, B. Weir, and P. D. Bradshaw, “An error-correcting 14b/20/μs CMOS A/D converter,” in Proc. IEEE Int. Solid-State Circuits Conf., 1981.
6. H.-Seung Lee, D. A. Hodges, and P. R. Gray, “A self-calibrating 15-b CMOS A/D converter,” IEEE J. Solid-State Circuits. vol. SC-19. no. 6, pp. 813–819, Dec. 1984.
7. S.-Hoon Lee and Bang-Sup Song, “A code-error calibrated two-step A/D converter,” in Proc. IEEE Int. Solid-State Circuits Conf., 1992.
8. Y.-M. Lin, B. Kim, and P. R. Gray, “A 13-b 2. 5 MHz self-calibrated pipelined A/D converter in 3-μm CMOS,” IEEE J. Solid-State Circuits, vol. 26, pp. 628–636, Apr. 1991.
9. R. H. McCharles, “Charge circuits for analog LSI,” Ph.D. dissertation. Electronics Research Laboratory, College of Engineering, Univ. of California, Berkeley, Mar. 1981.
10. A. N. Karanicolas, K. K. O. J. Y. Wang, H.-Seung Lee. and R. L. Reif. “A high-frequency fully differential BiCMOS operational amplifier.” IEEE J. Solid-State Circuits, vol. 26, pp. 203–208, Mar. 1991.
11. T. L. Tewksbury. H.-Seung Lee, and G. A. Miller. “The effects of oxide traps on the large-signal transient response of analog MOS circuits,” IEEE J. Solid-State Circuits, vol. 24, no. 2, pp. 542–544, Apr. 1989.
12. J. E. Solomon, “The monolithic op amp: A tutorial study,” IEEE J. Solid-State Circuits, vol. SC-9, no. 6, pp. 314–332, Dec. 1974.
13. R. Castello and P. R. Gray, “A high performance micropower switched-capacitor filter,” IEEE J. Solid-State Circuits, vol. SC-20, no. 6. pp. 1122–1132, Dec. 1985.
14. A. B. Grebene, Bipolar and MOS Analog Integrated Circuit Design. New York: Wiley, 1984.
15. J. Doernberg, H.-Seung Lee, and D. A. Hodges, “Full-speed testing of A/D conveters,” IEEE J. Solid-State Circuits, vol. SC-19. no. 6. pp. 820–827, Dec. 1984.