A 12-Bit 1-Msample/S Capacitor Error-Averaging Pipelined A/D Converter

IEEE Journal of Solid-State Circuits

Volumn 23, Issue 6, 1988, Pages 1324-1333

  Song, Bang Sup ^a   Tompsett, Michael F ^b   Lakshmikumar, Kadaba R ^b  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^b LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, MONOLITHIC--DESIGN;

ANALOG TO DIGITAL CONVERTERS; CAPACITOR MISMATCH ERRORS; CMOS INTEGRATED CIRCUITS; PIPELINE PROCESSING; SWITCH FEEDTHROUGH ERRORS;

DATA CONVERSION, ANALOG TO DIGITAL;

EID: 0024122160     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.90028     Document Type: Article

References (27)

1. F. Goodenough, “Focus on hybrid A-D converters,” Electron. Des., pp. 191–196, Oct. 17, 1985.
2. F. Goodenough, “ADC chips leap ahead both in speed and accuracy,” Electron. Des., pp. 90–97, Sept. 4, 1986.
3. L. Curran, “These chips are breaking the linear bottleneck,” Electronics, pp. 61–64, Dec. 17, 1987.
4. M. Riezenman, “High-resolution arrives for ADC chips and hybrid,” Electronics, pp. 131–138, Jan. 7, 1988.
5. F. Goodenough, “2MHz hybrid ADC snares samples fourfold faster,” Electron. Des., pp. 44–46, Oct. 17, 1985.
6. T. Ormond, “Subranging and digital correction logic give A/D converter 40-MHz operation,” EDN, pp. 112–114, May 30, 1985.
7. D. Kerth, N. S. Sooch, and E. J. Swanson, “A 667ns, 12-bit two-step flash ADC,” in Proc. IEEE Custom Integrated Circuits Conf., May 18, 1988, pp. 18.5.1-18.5.4.
8. H. Schmid, Electronic Analog/Digital Conversion Techniques, New York: Van Nostrand, 1970, pp. 298–327.
9. R. H. McCharles and D. A. Hodges, “Charge circuits for analog LSI,” IEEE Trans. Circuits Syst., vol. CAS-25, pp. 490–497, July 1978.
10. M. F. Tompsett, “Semiconductor charge coupled device analog-to-digital converter,” U.S. Patent 4 135 335, 1979.
11. K. Martin, “A high-speed, high accuracy pipeline A/D converter,” in Dig. 1981 Asilomar Conf. Circuits, Syst., Computers, pp. 489–492.
12. S. Masuda, Y. Kitamura, S. Ohya, and M. Kikuchi, “A CMOS pipeline algorithmic A/D converter,” in Proc. Custom Integrated Circuits Conf., 1984, pp. 559–562.
13. R. A. Blauschild, “An 8b 50ns monolithic A/D converter with internal S/H,” in ISSCC Dig. Tech. Papers, 1983, pp. 178–179.
14. G. C. Temes, “High-accuracy pipeline A/D converter configuration,” Electron. Lett., vol. 21, pp. 762–763, Aug. 1985.
15. S. Lewis and P. R. Gray, “A pipelined 5-Msample/s 9-bit analog-to-digital converter,” IEEE J. Solid-state Circuits, vol. SC-22, pp. 954–961, Dec. 1987.
16. C. C. Lee, “A new switched-capacitor realization for cyclic analog-to-digital converter,” in Tech. Dig. 1983 Int. Symp. Circuits Syst., pp. 1261–1265.
17. P. W. Li, M. J. Chin, P. R. Gray, and R. Castello, “A ratio-independent algorithmic analog-digital conversion technique,” IEEE J. Solid-state Circuits, vol. SC-19, pp. 828–836, Dec. 1984.
18. C. C. Shih and P. R. Gray, “Reference refreshing cyclic analog-to-digital and digital-to-analog converters,” IEEE J. Solid-state Circuits, vol. SC-21, pp. 544–554, Aug. 1986.
19. H. Onodera, T. Tatishi, and K. Tamura, “A cyclic A/D converter that does not require ratio-matched components,” IEEE J. Solid-state Circuits, vol. 23, pp. 152–158, Feb. 1988.
20. W. H. White, D. R. Lampe, F. C. Blaha, and I. A. Mack, “Characterization of surface channel CCD image arrays at low light levels,” IEEE J. Solid-state Circuits, vol. SC-9, pp. 1–14, Feb. 1974.
21. R. W. Brodersen and S. P. Emmons, “Noise in buried channel charge-coupled devices,” IEEE J. Solid-state Circuits, vol. SC-11. pp. 147–155, Feb. 1976.
22. R. J. Kansy, “Response of a correlated double sampling circuit to 1/f noise,” IEEE J. Solid-state Circuits, vol. SC-15, pp. 373–375, June 1980.
23. R. C. Yen and P. R. Gray, “A MOS switched-capacitor instrumentation amplifier,” IEEE J. Solid-state Circuits, vol. SC-17, pp. 1008–1013, Dec. 1982.
24. D. J. Allstot, “A precision variable-supply CMOS comparator,” IEEE J. Solid-state Circuits, vol. SC-17, pp. 1080–1087, Dec. 1982.
25. B. S. Song and P. R. Gray, “A precision curvature-compensated CMOS bandgap reference,” IEEE J. Solid-state Circuits, vol. SC-18, pp. 634–643, Dec. 1983.
26. M. Degrauwe, E. Vittoz, and I. Verbauwhede, “A micropower CMOS-instrumentation amplifier,” IEEE J. Solid-state Circuits, vol. SC-20, pp. 805–807, June 1985.
27. J. Doernberg, H. S. Lee, and D. A. Hodges, “Full-speed testing of A/D converters,” IEEE J. Solid-state Circuits, vol. SC-19. pp. 820–827, Dec. 1984.