Design Techniques for High-Speed, High-Resolution Comparators

IEEE Journal of Solid-State Circuits

Volumn 27, Issue 12, 1992, Pages 1916-1926

  Razavi, Behzad ^a   Wooley, Bruce A ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC WAVEFORMS; TRANSIENTS; VLSI CIRCUITS;

BICMOS COMPARATOR; BICMOS PREAMPLIFIER; BIPOLAR LATCH; CHARGE-STEERING LATCH; CMOS LATCH;

COMPARATOR CIRCUITS;

EID: 0026996006     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.173122     Document Type: Article

References (9)

1. R. Poujois et al., “Low-level MOS transistor amplifier using storage techniques,” in ISSCC Dig. Tech. Papers, Feb. 1973, pp. 152–153.
2. J. Doemberg, P. R. Gray, and D. A. Hodges, “A 10-bit 5-Msample/s CMOS two-step flash ADC,” IEEE J. Solid-State Circuits, vol. 24, pp. 241–249, Apr. 1989.
3. D. J. Allstot, “A precision variable-supply CMOS comparator,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 1080–1087, Dec. 1982.
4. S. Chin, M. K. Mayes, and R. Filippi, “A multistep ADC family with efficient architecture,” in ISSCC Dig. Tech. Papers, Feb. 1989, pp. 16–17.
5. G. Erdi, “Amplifier techniques for combining low noise, precision, and high-speed performance,” IEEE J. Solid-State Circuits, vol. SC-16, pp. 653–661, Dec. 1981.
6. P. J. Lim and B. A. Wooley, “An 8-bit 200-MHz BiCMOS comparator,” IEEE J. Solid-State Circuits, vol. 25, pp. 192–199, Feb. 1990.
7. J. Shott, C. Knorr, and M. Prisbe, “BiCMOS technology overview,” Stanford BiCMOS Project Tech. Rep., Center for Integrated Systems, Stanford Univ., Stanford, CA, Sept. 1990.
8. T.-I. Liou et al., “A single-poly CMOS process merging analog capacitors, bipolar and EPROM devices,” in Proc. VLSI Tech. Symp., May 1989, pp. 37–38.
9. J. T. Wu and B. A. Wooley, “A 100-MHz pipelined CMOS comparator,” IEEE J. Solid-State Circuits, vol. 23, pp. 1379–1385, Dec. 1988.