A High-Resolution Multibit ΣΔ ADC with Digital Correction and Relaxed Amplifier Requirements

IEEE Journal of Solid-State Circuits

Volumn 28, Issue 6, 1993, Pages 648-660

  Temes, Gabor C ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b OREGON STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); CMOS INTEGRATED CIRCUITS; MODULATORS;

DIFFERENTIAL INTEGRATOR; DIGITAL CORRECTION SCHEME; MOSIS; MULTIBIT INTERNAL CONVERTER;

ANALOG TO DIGITAL CONVERSION;

EID: 0027610975     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.217979     Document Type: Article

References (17)

1. R. W. Adams, “Design and implementation of an audio 18-bit analog-to-digital converter using oversampling techniques,” J. Audio Eng., vol. 34, no. 3, 153–166, Mar. 1986.
2. B. P. Brandt and B. A. Wooley, “A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion,” IEEE J. Solid-State Circuits, vol. 26, pp. 1746–1756, Dec. 1991.
3. T. Cataltepe, A. R. Kramer, L. E. Larson, G. C. Temes, and R. H. Walden, “Digitally-corrected multi-bit EA data converters,” in Proc. IEEE ISCAS, 1989, 647–650.
4. L. E. Larson, T. Cataltepe, and G. C. Temes, “Multibit oversampled ΣΔ A/D converter with digital error correction,” IEE Electron. Lett., vol. 24, pp. 1051–1052, Aug. 1988.
5. J. W. Yang, “High-resolution CMOS digital-to-analog converter,” Ph.D. dissertation, Elec. Eng. Dept., Univ. of California, Los Angeles., 1987.
6. M. Sarhang-Nejad, “Realization of a high-resolution multi-bit ΣΔ analog/digital converter,” Ph.D. dissertation, Elec. Eng, Dept., Univ. of California, Los Angeles, 1991.
7. T. Cataltepe, “Multibit oversampling data converters,” Ph.D. dissertation, Elec. Eng. Dept., Univ. of California, Los Angeles, 1989.
8. B. E. Boser and B. A. Wooley, “The design of sigma-delta modulation analog-to-digital converters,” IEEE J. Solid-State Circuits, vol. 23, pp. 1298–1308, Dec. 1988.
9. S. R. Norsworthy, I. G. Post, and H. S. Fetterman, “A 14-bit 80-kHz sigma-delta A/D converter: Modeling, design, and performance evaluation,” IEEE J. Solid-State Circuits, vol. 24, pp. 256–266, Apr. 1989.
10. B. P. Brandt, D. E. Wingard, and B. A. Wooley, “Second-order sigma-delta modulation for digital-audio signal acquisition,” IEEE J. Solid-State Circuits, vol. 26, pp. 618–627, Apr. 1991.
11. R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Processing. New York: Wiley, 1986.
12. M. Sarhang-Nejad and G. C. Temes, “A true 16-bit 20 kHz multi-bit EA ADC with digital correction,” in Proc. IEEE Custom Integrated Circuit Conf., May 1992, pp. 16.4.1-16.4.4.
13. M. Rebeschini et al., “A 16-bit 160-kHz CMOS A/D converter using sigma-delta modulation,” IEEE J. Solid-State Circuits, vol. 25, pp. 431–440, Apr. 1990.
14. L. R. Carley, “A noise shaping coder topology for 15+ bit converters,” IEEE J. Solid-State Circuits, vol. 24, pp. 267–273, Apr. 1989.
15. B. H. Leung, “Architectures for multi-bit oversampled A/D converter employing dynamic element matching techniques,” in Proc. 1991 IEEE ISCAS (Singapore), June 1991, pp. 1657–1660.
16. W. H. Ki and G. C. Temes, “Offset compensated switched-capacitor integrators,” in Proc. 1990 Int. Symp. Circuits Syst., 1990, pp. 2829–2832.
17. L. E. Larson and G. C. Temes, “Switched-capacitor building blocks with reduced sensitivity to finite amplifier gain, bandwidth and offset voltage,” in Proc. IEEE ISCAS, May 1987, pp. 334–338.