Approaches to reducing digital-noise coupling in CMOS mixed-signal LSIs

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E80-A, Issue 2, 1997, Pages 263-275

  Tsukada, Toshiro ^a   Makie Fukuda, Keiko ^a  

^a HITACHI LTD   (Japan)

Author keywords

Analog and mixed signal IC; Guard band; Noise coupling; Substrate noise; System on chip integration

Indexed keywords

ACTIVE FILTERS; CMOS INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; COMPUTER SIMULATION; COUPLED CIRCUITS; SPURIOUS SIGNAL NOISE;

ACTIVE GUARD BAND FILTERING; SUBSTRATE COUPLED SWITCHING NOISE;

LSI CIRCUITS;

EID: 0031069971     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (42)

1. D.A. Hodges, P.R. Gray, and R.W. Brodersen, "Potential of MOS technologies for analog integrated circuits," IEEE J. Solid-State Circuits, vol. SC-13, no. 3, pp. 285-294, June 1978.
2. P. Saul, et al., "Practical limits of A/D and D/A conversion," IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 104-105, Feb. 1989.
3. D. Dumlugol, et al., "The analog and mixed-signal bottle-neck in the 90s. How to resolve it?" Proc. IEEE Custom Integrated Circuits Conf., Session 22, May 1993.
4. W. Huber, et al., "Impediments to mixed-signal IC development," IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 200-201, Feb. 1991.
5. T. Tsukada, E. Imaizumi, and T. Matsuura, "Study on offset error characteristics in CMOS autozeroed chopper-type comparators," IEICE Trans., vol. J77-C-II, no. 11, pp. 516-524, Nov. 1994.
6. T. Tsukada, K. Takagi, Y. Kita, and M. Nagata, "An automatic error cancellation technique for higher accuracy A/D converters," IEEE J. Solid-State Circuits, vol. SC-19, no. 2, pp. 266-268, April 1984.
7. H.S. Lee, D.A. Hodges, and P. R. Gray, "A self-calibrating 15 bit CMOS A/D converter," IEEE J. Solid-State Circuits, vol. SC-19, no. 6, pp. 813-819, Dec. 1984.
8. P.R. Gray and R.G. Meyer, "Analysis and design of analog integrated circuits," John Willey & Sons, New York, 1984.
9. M.J. Loinaz, D.K. Su, and B. A. Wooley, "Experimental results and modeling techniques for switching noise in mixed-signal integrated circuits," Symp. VLSI Circuits Dig. Tech. Papers, pp. 40-41, June 1992.
10. S. Masui, "Simulation of substrate coupling in mixed-signal integrated circuits," Symp. VLSI Circuits Dig. Tech. Papers, pp. 42-43, June 1992.
11. D.K. Su, M.J. Loinaz, S. Masui, and B. A. Wooley, "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits," IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 420-430, April 1993.
12. B.R. Stanisic, N.K. Verghese, R. A. Rutenbar, L. R. Carley, and D. J. Allstot, "Addressing substrate coupling in mixed-mode IC's: Simulation and power distribution synthesis," IEEE J. Solid-State Circuits, vol. 29, no. 3, pp. 226-236, March 1994.
13. B.R. Stanisic, R.A. Rutenbar, and L. R. Carley, "Mixed-signal noise-decoupling via simultaneous power distribution design and cell customization in RAIL," Proc. IEEE Custom Integrated Circuits Conf., pp. 533-536, May 1994.
14. T. Schmerbeck, R.A. Richetta, and L.D. Smith, "A 27 MHz mixed analog/digital magnetic recording channel DSP using partial response signalling with maximum likelihood detection," IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 136-137, Feb. 1991.
15. K. Joardar, "A simple approach to modeling cross-talk in integrated circuits," IEEE J. Solid-State Circuits, vol. 29, no. 10, pp. 1212-1219, Oct. 1994.
16. K. Makie-Fukuda, T. Kikuchi, and M. Hotta, "Measurement of digital noise in mixed-signal integrated circuits," Symp. VLSI Circuits Dig. Tech. Papers, pp. 23-24, May 1993.
17. K. Makie-Fukuda, T. Kikuchi, T. Matsuura, and M. Hotta, "Measurement of digital noise in mixed-signal integrated circuits," IEEE J. Solid-State Circuits, vol. 30, no. 2, pp. 87-92, Feb. 1995.
18. T. Tsukada, K. Makie-Fukuda, T. Kikuchi, M. Hotta, and K. Ando, "High-speed measuring system for testing mixed-signal-LSI performance and its application to digital-noise measurement," Proc. IEEE Instrum. Meas. Tech. Conf., pp. 1294-1299, May 1994.
19. K. Makie-Fukuda, T. Anbo, T. Tsukada, T. Matsuura, and M. Hotta, "Voltage-comparator-based measurement of equivalently sampled substrate noise waveform in mixed-signal integrated circuits," Symp. VLSI Circuits Dig. Tech. Papers, pp. 39-40, June 1995.
20. K. Makie-Fukuda, T. Anbo, T. Tsukada, T. Matsuura, and M. Hotta, "Voltage-comparator-based measurement of equivalently sampled substrate noise waveform in mixed-signal integrated circuits," IEEE J. Solid-State Circuits, vol. 31, no. 5, pp. 726-731, May 1996.
21. T. Blalack and B.A. Wooley, "The effects of switching noise on an oversampling A/D converter," IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 200-201, Feb. 1995.
22. S. Kamio, et al., Japan Patent, No. 4-333772 (Nov. 20, 1992), No. 6-162224(June 10, 1994).
23. R.A. Richetta, C.J. Goetschel, R. A. Greene, R. A. Kerits, R. A. Philpott, T. J. Schmerbeck, D. J. Schulte, and D. P. Swart, "A 16 MB/s PRML read/write data channel," IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 78-79, Feb. 1995.
24. R.A. Philpott, R.A. Kerits, R. A. Richetta, T. J. Schmerbeck, and D. J. Schulte, "A 7 Mbyte/s(65 MHz), mixed-signal, magnetic recording channel DSP using partial response signaling with maximum likelihood detection," IEEE J. Solid-State Circuits, vol. 29, no. 3, pp. 177-183, March 1994.
25. N. Suzuoka, H. Oishi, and M. Kayahara, "MOS LSI low-EMI designing," IEICE Technical Report, ICD89-41, June 1989.
26. A. Matsuzawa, "Low-voltage and low-power circuit design for mixed analog/digital systems in portable equipment," IEICE Trans. Electron., vol. E77-C, no. 5, pp. 800-810, May 1994.
27. D.A. Allstot, G. Liang, and H.C. Yang, "Current-mode logic techniques for CMOS mixed-mode ASIC's," Proc. IEEE Custom Integrated Circuits Conf., pp. 25.2.1-25.2.4, May 1991.
28. K. Makie-Fukuda, S. Maeda, T. Tsukada, and T. Matsuura, "Substrate noise reduction using active guard band filters in mixed-signal integrated circuits," Symp. VLSI Circuits Dig. Tech. Papers, pp. 33-34, June 1995.
29. S. Marukawa and K. Dei, "An 8 bit 20 MS/s CMOS subranging A/D converter with PSRR compensation," IEICE Spring Natl. Conf. Rec., no. C-674, p. 5-238, March 1990.
30. Y. Fujita, et al., Japan Patent, No. 3-001232(Jan. 9, 1991), No. 4-251970(Sept. 8, 1994).
31. S. Yasuda, Y. Ohtomo, M. Ino, Y. Kado, and T. Tsuchiya, "3-Gb/s CMOS 1 : 4 mux and demux ICs," IEICE Trans. Electron., vol. E78-C, no. 12, pp. 1746-1753, Dec. 1995.
32. J.P. Colinge, J.P. Eggermont, D. Flandre, P. Francis, and P. G. A. Jespers, "Potential of SOI for analog and mixed analog-digital low-power applications," IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 194-195, Feb. 1995.
33. T. Takaramoto, S. Harajiri, M. Sawada, O. Kobayashi, and K. Gotoh, "A bonded-SOI-wafer CMOS 16-bit 50-ksps delta-sigma ADC," Proc. IEEE Custom Integrated Circuits Conf., pp. 18.1.1-18.1.4, May 1991.
34. P. Basedau and Q. Huang, "A post processing method for reducing substrate coupling in mixed-signal integrated circuits," Symp. VLSI Circuits Dig. Tech. Papers, pp. 41-42, June 1995.
35. R. Gharpurey and R.G. Meyer, "Modeling and analysis of substrate coupling in integrated circuits," IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 344-353, March 1996.
36. N.K. Verghese, D.J. Allstot, and S. Masui, "Rapid simulation of substrate coupling effects in mixed-mode ICs," Proc. IEEE Custom Integrated Circuits Conf., pp. 18.3.1-18.3.4, May 1993.
37. F.J.R. Clement, E. Zysman, M. Kayal, and M. Declercq, "LAYIN: Toward a global solution for parasitic coupling modeling and visualization," Proc. IEEE Custom Integrated Circuits Conf., pp. 537-540, May 1994.
38. N.K. Verghese, D.J. Allstot, and M. A. Wolfe, "Verification techniques for substrate coupling and their application to mixed-signal IC design," IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 354-365, March 1996.
39. K.H. Kwan, I.L. Wemple, and A. T. Yang, "Simulation and analysis of substrate coupling in realistically-large mixed-A/D circuits," Symp. VLSI Circuits Dig. Tech. Papers, pp. 184-185, June 1996.
40. M.K. Mayes and S.W. Chin, "All Verilog mixed-signal simulator with analog behavioral and noise models," Symp. VLSI Circuits Dig. Tech. Papers, pp. 186-187, June 1996.
41. S. Mitra, R.A. Rutenbar, L.R. Carley, and D. J. Allstot, "Substrate-aware mixed-signal macrocell placement in WRIGHT," IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 269-277, March 1995.
42. B.R. Stanisic, R.A. Rutenbar, and L. R. Carley, "Addressing noise decoupling in mixed-signal IC's: Power distribution design and cell customization," IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 321-326, March 1995.