Addressing Noise Decoupling in Mixed-Signal IC's: Power Distribution Design and Cell Customization

IEEE Journal of Solid-State Circuits

Volumn 30, Issue 3, 1995, Pages 321-326

  Rutenbar, Rob A ^b   Carley, L Richard ^b  

^a IBM   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC NETWORK ANALYSIS; ELECTRIC NETWORK SYNTHESIS; ELECTRIC NETWORK TOPOLOGY; INTEGRATED CIRCUIT LAYOUT; OPTIMIZATION; SPURIOUS SIGNAL NOISE;

CELL CUSTOMIZATIONS; MIXED SIGNAL INTEGRATED CIRCUITS (IC); NOISE DECOUPLING; POWER GRID DESIGN; POWER SUPPLY DECOUPLING;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 0029270766     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.364449     Document Type: Article

References (15)

1. N. K. Verghese, D. J. Allstot, and S. Masui, “Rapid simulation of substrate coupling effects in mixed-mode IC's,” in Proc. IEEE Custom Integrated Circuits Conf., May 1993, pp. 18. 3.1-18.3.4.
2. B. R. Stanisic, N. K. Verghese, D. J. Allstot, R. A. Rutenbar, and L. R. Carley, “Addressing substrate coupling in mixed-mode IC's: Simulation and power distribution synthesis,” IEEE J. Solid-State Circuits, vol. 29, no. 3, pp. 226-238, Mar. 1994.
3. S.-S. Lee and D. J. Allstot, “Electrothermal simulation of integrated circuits,” IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1283–1293, Dec. 1993.
4. N. K. Verghese, S.-S. Lee, and D. J. Allstot, “A unified approach to simulating electrical and thermal substrate coupling interactions in IC's,” in Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 1993, pp. 422–126.
5. S. Chowdhury, “An automated design of minimum-area IC power/ground nets,” in Proc. 24th Design Automation Conf., June 1987, pp. 223–229.
6. T. Mitsuhashi and E. S. Kuh, “Power and ground network topology optimization for cell based VLSI's,” in Proc. 29th Design Automation Conf, June 1992, pp. 524–529.
7. J. A. Olmstead and S. Vulih, “Noise problems in mixed analog/digital integrated circuits,” in Proc. Custom Integrat. Circuits Conf, May 1987, pp. 659-662.
8. T. Schmerbeck, R. Richetta, and L. Smith, “A 27 MHZ mixed analog/digital magnetic recording channel DSP using partial response signalling with maximum likelihood detection,” in Tech. Dig. IEEE Int. Solid-State Circuits Conf., Feb. 1991, pp. 136–137.
9. B. R. Stanisic, “Automatic analog power distribution synthesis in RAIL,” Ph.D. dissertation, Dept. Elec. and Comp. Eng., Carnegie Mellon Univ., Pittsburgh, PA, Dec. 1993.
10. L. T. Pillage and R. A. Rohrer, “Asymptotic waveform evaluation for timing analysis,” IEEE Trans. Computer-Aided Design, vol. 9, no. 4, pp. 352–366, Apr. 1990.
11. B. R. Stanisic, R. A. Rutenbar, and L. R. Carley, “Mixed-signal noise-decoupling via simulataneous power distribution design and cell customization in RAIL,” in Proc. IEEE Custom Integrat. Circuits Conf, May 1994, pp. 533-536.
12. S. Kirkpatrick, D. Gelatt, and M. Vecchi, “Optimization by simulated annealing,” Science, vol. 2204598, pp. 671–680, 1983.
13. T. Schmerbeck, “Design strategies for reducing the effects of noise coupling in analog and mixed-mode IC's,” presented at Practical Aspects of Analog and Mixed-Mode IC Design, Beaverton, OR, May 18, 1993.
14. D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, “Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits,” IEEE J. Solid State Circuits, vol. 28, no. 4, pp. 420-430, Apr. 1993.
15. L. D. Smith, et al., “A CMOS-based analog standard cell product family,” IEEE J. Solid-State Circuits, vol. 24, no. 2, pp. 370–379, Apr. 1989.