Substrate-Aware Mixed-Signal Macrocell Placement in WRIGHT

IEEE Journal of Solid-State Circuits

Volumn 30, Issue 3, 1995, Pages 269-278

  Mitra, Sujoy ^a   Rutenbar, Rob A ^a   Carley, L Richard ^a   Allstot, David J ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; INTEGRATED CIRCUIT LAYOUT; MICROPROCESSOR CHIPS; OPTIMIZATION; SIMULATED ANNEALING; SPURIOUS SIGNAL NOISE; SUBSTRATES; SWITCHING;

ANALOG SIGNALS; ISOLATION TECHNIQUES; MACROCELL PLACEMENT; MIXED SIGNAL SYSTEMS; OPTIMAL AREA UTILIZATION; SINGLE CHIP SOLUTIONS;

DIGITAL INTEGRATED CIRCUITS;

EID: 0029270756     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.364441     Document Type: Article

References (32)

1. D. A. Hodges, P. R. Grey, and R. W. Brodersen, “Potential for MOS technologies for analog integrated circuits,” IEEE J. Solid-State Circuits, vol. SC-13, pp. 285–294, June 1978.
2. J. R. Lineback, “ASIC houses rush to add analog functions to libraries,” Electron, vol. 60, no. 22, p. 31, Oct. 29, 1987.
3. J. A. Olmstead and S. Vulih, “Noise problems in mixed analog/digital integrated circuits,” in Proc. Custom Integrated Circuits Conf., 1987, pp. 659–662.
4. D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, “Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits,” IEEE J. Solid-State Circuits, vol. 28, pp. 420–430, Apr. 1993.
5. N. K. Verghese, D. J. Allstot, and S. Masui, “Rapid simulation of substrate coupling effects in mixed-mode IC's,” in Proc. IEEE Custom Integrated Circuits Conf., May 1993, pp. 18. 3.1–18.3.4.
6. N. K. Verghese, T. J. Schmerbeck, and D. J. Allstot, Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits. Norwell, MA: Kluwer Academic, 1994.
7. B. R. Stanisic, N. K. Verghese, R. A. Rutenbar, L. R. Carley, and D. J. Allstot, “Addressing substrate coupling in mixed-mode IC's: Simulation and power distribution synthesis,” IEEE J. Solid-State Circuits, vol. 29, pp. 226–238, Dec. 1994.
8. B. R. Stanisic, R. A. Rutenbar, and L. R. Carley, “Power distribution synthesis for analog and mixed-signal ASIC's in RAIL,” in Proc. IEEE Custom Integrated Circuits Conf., May 1993, pp. 17. 4.1–17.4.5.
9. B. R. Stanisic, R. A. Rutenbar, and L. R. Carley, “Mixed-signal noise-decoupling via simultaneous power distribution design and cell customization in RAIL,” in Proc. IEEE Custom Integrated Circuits Conf., May 1994, pp. 24. 3.1–24.3.4.
10. S. Mitra, S. K. Nag, R. A. Rutenbar, and L. R. Carley, “System-level routing of mixed-signal ASIC's in WREN,” in Proc. IEEE Int. Conf. Comput.-Aid. Design, 1992, pp. 394–399.
11. U. Chowdhury and A. Sangiovanni-Vincentelli, “Constraint-based channel routing for analog and analog/digital circuits,” in Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 1990, pp. 198–201.
12. A. E. Dunlop, G. F. Gross, C. D. Kimble, M. Y. Luong, K. J. Stern, and E. J. Swanson, “Features in LTX2 for analog layout,” in Proc. ISCAS-85, 1985, pp. 21–23.
13. T. J. Schmerbeck, R. A. Richetta, and L. D. Smith, “A 27MHz mixed analog/digital magnetic recording channel DSP using partial response signalling with maximum likelihood detection,” in Proc. IEEE Int. Solid-State Circuits Conf, 1991, pp. 136–137.
14. L. T. Pillage and R. A. Rohrer, “Asymptotic waveform evaluation for timing analysis,” IEEE Trans. Computer-Aided Design, vol. 9, pp. 352–366, Apr. 1990.
15. D. W. Jepsen and C. D. Gelatt, Jr., “Macro placement by Monte Carlo annealing,” in Proc. 1984 IEEE Int. Conf. Comput. Design, Nov. 1984, pp. 495–498.
16. J. M. Cohn, D. J. Garrod, R. A. Rutenbar, and L. R. Carley, “KOAN/ANAGRAM II: New tools for device-level analog placement and routing,” IEEE J. Solid-State Circuits, vol. 26, pp. 330–342, Mar. 1991.
17. C. Sechen and A. Sangiovanni-Vincentelli, “The TimberWolf placement and routing package,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 510–522, Apr. 1985.
18. B. T. Preas and M. J. Lorenzetti, Eds., Physical Design Automation of VLSI Systems. Menlo Park, CA: Benjamin/Cummins, 1988.
19. S. Masui, “Simulation of substrate-coupling in mixed-signal MOS Circuits,” in Proc. VLSI Circuits Symp., 1992, pp. 42–3.
20. A. Yang and K. Mayaram, “Estimating power dissipation in VLSI circuits,” IEEE Circuits Devices, pp. 11–19, July 1994.
21. M. D. Huang, F. Romeo, and A. Sangiovanni-Vincentelli, “An efficient general cooling schedule for simulated annealing,” in Proc. IEEE Int. Conf. Computer-Aided Design, 1986, pp. 381–384.
22. J. M. Cohn, D. J. Garrod, R. A. Rutenbar, and L. R. Carley, Analog Device-Level Layout Automation. Norwell, MA: Kluwer Academic, 1994.
23. A. G. Kokkas, “Thermal analysis of multiple-layer structures,” IEEE Trans. Electron. Devices, vol. ED-21, pp. 674–681, Nov. 1974.
24. K. Fukahori and P. R. Grey, “Computer simulation of integrated circuits in the presence of electrothermal interaction,” IEEE J. Solid-State Circuits, vol. SC-11, pp. 834-846, Dec. 1976.
25. N. K. Verghese, S.-S. Lee, and D. J. Allstot, “A unified approach to simulating electrical and thermal substrate coupling interactions in IC's,” in Proc. Int. Conf. Comput.-Aid. Design, Nov. 1993.
26. S.-S. Lee and D. J. Allstot, “Electrothermal simulations of integrated circuits,” IEEE J. Solid-State Circuits, vol. 28, pp. 1283–1293, Dec. 1993.
27. K. S. Kundert and A. Sangiovanni-Vincentelli, Sparse User's Guide, Version 1.3a ed., Dep. Elec. Eng. Comput. Sci., Univ. California, Berkeley, 1988.
28. J. Vlach and K. Singal, Computer Methods for Circuit Analysis and Design. New York: Van Nostrand Reinhold, 1983.
29. J. A. Meijerink and H. A. van der Vorst, “An iterative solution method for linear systems of which the coefficient matrix is a symmetric M-matrix,” Math. Computat., vol. 31, pp. 148–162, Jan. 1977.
30. Meta-Software, HSPICE User's Manual, Meta-Software Inc., Campbell, CA, 1987.
31. J. J. Dongarra et al., LINPACK User's Guide, Soc. Ind. Appl. Math., Philadelphia, 1979.
32. S. R. White, “Concepts of scale in simulated annealing,” in Proc. IEEE Int. Conf. Comput. Design, 1984, pp. 646–651.