Addressing Substrate Coupling in Mixed-Mode IC’s: Simulation and Power Distribution Synthesis

IEEE Journal of Solid-State Circuits

Volumn 29, Issue 3, 1994, Pages 226-238

  Stanisic, Balsha R ^a   Verghese, Nishath K ^a   Rutenbar, Rob A ^a   Carley, L Richard ^a   Allstot, David J ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; PRINTED CIRCUIT BOARDS; SUBSTRATES;

COMPACT CIRCUIT BOARDS; SOLID STATE CIRCUITS; SUBSTRATE NOISE;

INTEGRATED CIRCUITS;

EID: 0028384192     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.278344     Document Type: Article

References (28)

1. J. A. Olmstead and S. Vulih, “Noise problems in mixed analog/digital integrated circuits,” in Proc. Custom Integrated Circuits Conf, 1987, pp. 659-662.
2. B. M. J. Kup, E. C. Dijkmans, P. J. A. Naus, and J. Sneep, “A bit stream digital-to-analog converter with 18-b resolution,” IEEE J. Solid State Circuits, vol. 26, no. 12, pp. 1757-1763, Dec. 1991.
3. T. Schmerbeck, R. Richetta, and L. Smith, “A 27 MHz mixed ana-log/digital magnetic recording channel DSP using partial response signalling with maximum likelihood detection,” in Tech. Dig. IEEE Int. Solid State Circuits Conf., Feb. 1991, 136-137.
4. D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, “Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits,” IEEE J. Solid State Circuits, vol. 28, no. 4, pp. 420-430, Apr. 1993.
5. S. Masui, “Simulation of substrate coupling in mixed-signal MOS circuits,” in Tech. Dig. Symp. VLSI Circuits, 1992, pp. 42-43.
6. N. K. Verghese, D. J. Allstot, and S. Masui, “Rapid simulation of substrate coupling effects in mixed-mode ICs,” in Proc. IEEE Custom Integrated Circuits Conf, May 1993, pp. 18.3.1-18.3.4.
7. S. Kumashiro, ' ‘Transient simulation of passive and active VLSI devices using asymptotic waveform evaluation,” Ph.D. dissertation, Dep. Elec. Comput. Eng., Carnegie Mellon Univ., 1992.
8. T. L. Quarles, “The SPICE3 implementation guide,” Univ. California, Berkeley, Tech. Rep. ERL-M89/44, Apr. 1989.
9. L. T. Pillage and R. A. Rohrer, “Asymptotic waveform evaluation for timing analysis,” IEEE Trans. Comput.-Aided Design Integrated Circuits Syst., vol. 9, no. 4, pp. 352-366, Apr. 1990.
10. X. Huang, V. Raghavan, and R. A. Rohrer, “AWEsim: A program for the efficient analysis of linear(ized) circuits,” in Proc. IEEE Int. Conf. Computer Aided Design, 1990, pp. 534-537.
11. V. Raghavan, J. E. Bracken, and R. A. Rohrer, “AWEspice: A general tool for the accurate and efficient simulation of interconnect problems,” in Proc. 29th Design Automation Conf., 1992, pp. 87-92.
12. TMA MEDICI: Two Dimensional Device Simulation Program, Technology Modeling Associates, Inc., Vols. 1, 2, Mar. 1992.
13. J. A. Meijerink and H. A. Van der Vorst, “An iterative solution method for linear systems of which the coefficient matrix is a symmetric M-matrix,” Math. Computat., vol. 31, pp. 148-162, Jan. 1977.
14. H.-J. Rothermel and D. A. Mlynski, “Computation of Power supply nets in VLSI layout,” in Proc. 18th Design Automation Conf., June 1981, pp. 37-42.
15. Z. A. Syed, A. El Gamal, and M. A. Breuer, “On routing for custom integrated circuits,” in Proc. 19th Design Automation Conf., June 1982, pp. 887-893.
16. A. S. Moulton, “Laying the power and ground wires on a VLSI chip,” in Proc. 20th Design Automation Conf, June 1983, pp. 745-755.
17. S. Chowdhury, “An automated design of minimum-area IC power/ground nets,” in Proc. 24th Design Automation Conf, June 1987, pp. 223-229.
18. R. Kolia, “A dynamic programming approach to the power supply net sizing problem,” in Proc. European Design Automation Conf, Mar. 1990, pp. 600-604.
19. T. Mitsuhashi and E. Kuh, “Power and ground network topology optimization for cell based VLSIs,” in Proc. 29th Design Automation Conf., June 1992, pp. 524-529.
20. A. M. Patel, N. L. Soong, and R. K. Korn, “Hierarchical VLSI routing—an approximate routing procedure,” IEEE Trans. Comput.-Aided Design, vol. CAD-4, no. 2, Apr. 1985.
21. R. Burch, F. Najm, P. Yang, and D. Hocevar, “Pattern-independent current estimation for reliability analysis of CMOS circuits,” in Proc. 25th Design Automation Conf, June 1988, pp. 294-299.
22. S. Chowdhury and J. Barkatullah, “Current estimation in MOS IC logic circuits,” in Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 1988, 212-215.
23. J. Hall, D. Hocevar, et al., “SPIDER-A CAD system for modeling VLSI metallization patterns,” IEEE Trans. Comput.-Aided Design, vol. CAD-6, no. 6, pp. 1023-1031, Nov. 1987.
24. S. Kirkpatrick, D. Gelatt, and M. Vecchi, “Optimization by simulated annealing,” Science, vol. 220, 1983.
25. M. Huang, F. Romeo, and A. Sangiovani-Vincentelli, “An efficient general cooling schedule for simulated annealing,” in Proc. Int. Conf. Computer-Aided Design, Nov. 1986, pp. 381-384.
26. S. Hustin and A. Sangiovani-Vincentelli, “TIM, a new standard cell placement program based on simulated annealing algorithm,” presented at the IEEE Physical Design Workshop Placement and Floorplanning, Hilton Head, SC, Apr. 1987.
27. B. R. Stanisic, R. A. Rutenbar, and L. R. Carley, “Power distribution synthesis for analog and mixed-signal ASICs in RAIL,” in Proc. IEEE Custom Integrated Circuits Conf, May 1993, pp. 17.4.1-17.4.5.
28. Z. J. Cendes and D. N. Shenton, “Adaptive mesh refinement in the finite element computation of magnetic fields,” IEEE Trans. Magnetics, vol. 21, pp. 1221-1228, 1985.