On error correction in macro-based circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 16, Issue 10, 1997, Pages 1088-1100

  Pomeranz, Irith ^a   Reddy, Sudhakar M ^a  

^a UNIVERSITY OF IOWA   (United States)

Author keywords

Error correction; error location; fault location; microbased circuits

Indexed keywords

EID: 0012547774     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.662673     Document Type: Article

References (29)

1. [1K. Keutzer, DAGON: Technology binding and local optimization by DAG Matching in Proc. 24th Design Autom. Conf., 1987, pp. 341-347.
2. [2U. Schlichtmann, F. Brglez, and M. Hermann, Characterization of Boolean functions for rapid matching in EPGA technology mapping in Proc. 29th Design Autom. Conf., June 1992, pp. 374-379.
3. [3S. D. Brown, R. J. Francis, J. Rose, and Z. G. Vranesic, FieldProgrammable Gate Arrays. Norwell, MA: Kluwer, 1992.
4. [4M. S. Abadir, J. Ferguson, and T. E. Kirkland, Logic design verification via test generation IEEE Trans. Comput., pp. 138-148, Jan. 1988.
5. [5K. A. Tamura, Locating functional errors in logic circuits in Proc. 26th Design Autom. Conf., 1989, pp. 185-191.
6. [6J. C. Madre, O. Coudert, and J. P. Billon, Automating the diagnosis and the rectification of design errors with PRIAM in Proc. 1989 Int. Conf. on Computer-Aided Design, Nov. 1989, pp. 30-33.
7. [7H.-T. Liaw, J.-H. Tsaih, and C.-S. Lin, Efficient automatic diagnosis of digital circuits Conf. on Computer-Aided Design, Nov. 1990, pp. 464-67.
8. [8M. Tomita, H.-H. Jiang, T. Yamamoto, and Y. Hayashi, An algorithm for locating logic design errors in Proc. 1990 Int. Conf. on ComputerAided Design, pp. 468-171.
9. [9S.-Y. Kuo, Locating logic design errors via test generation and don'tcare propagation 1992 Europ. Design-Autom. Conf., Sept. 1992, pp. 466-171.
10. [10P.-Y. Chung and I. N. Hajj, ACCORD: Automatic catching and correction of logic design errors in combinational circuits 1992 Int. Test Conf.. 1992, pp. 742-751.
11. [11I. Pomeranz and S. M. Reddy, On correction of multiple design errors 3rd Int. Conf. on VLSI and CAD, Nov. 1993, pp. 197-200.
12. [12Y. Kukimoto and M. Fujita, Rectification method for lookup-table type FPGA's in Proc. 1992 Int. Conf. on Computer-Aided Design, Nov. 1992, pp. 54-61.
13. [13Y. Kukimoto, M. Fujita, and R. K. Brayton, A redesign technique for combinational circuits based on gate reconnections in Proc. 1994 Int. Conf. on Computer-Aided Design, pp. 632-637.
14. [14E. J. McCluskey, Test and diagnosis procedure for digital networks Computer, pp. 17-20, Jan. 1971.
15. [15M. Abramovici and M. A. Breuer, Multiple fault diagnosis in combinational circuits based on effect-cause analysis IEEE Trans. Comput., pp. 451-60, June 1980.
16. [16R. E. Tulloss, Fault dictionary compression: Recognizing when a fault may be unambiguously represented by a single failure detection 1980 Test Conf., pp. 368-370.
17. [17J. Savir and J. P. Roth, Testing for, and distinguishing between failures 12th Int. Symp. on Fault-Tolerant Computing, June 1982, pp. 165-172.
18. [18J. Richman and K. R. Bowden, The modern fault dictionary 1985 Int. Test Conf., pp. 696-702.
19. [19H. Cox and J. Rajski, A method of fault analysis for test generation and fault diagnosis IEEE Trans. Computer-Aided Design, July 1988.
20. [20J. A. Waicukauski and E. Lindbloom, Failure diagnosis of structured VLSI IEEE Design Test Comput., pp. 49-60, Aug. 1989.
21. [21P. Camurati, A. Lioy, P. Prinetto, and M. Sonza Reorda, Diagnosis oriented test pattern generation Europ. Design Autom. Conf., Mar. 1990, pp. 470-474.
22. [22S. D. Millman, E. J. McCluskey, and J. M. Acken, Diagnosing CMOS bridging faults with stuck-at fault dictionaries 1990 Int. Test Conf., pp. 60-870.
23. [23R. C. Aitken, Fault location with current monitoring in Proc. 1991 Int. Test Conf., pp. 623-632.
24. [24K. Kubiak, S. Parkes, W. K. Fuchs, and R. Saleh, Exact evaluation of diagnostic test resolution 29th Design Autom. Conf, June 1992, pp. 347-352.
25. [25E. M. Rudnick, W. K. Fuchs, and J. H. Patel, Diagnostic fault simulation of sequential circuits Int. Test Conf., 1992, pp. 178-186.
26. [26N. Yanagida, H. Takahashi, and Y. Takamatsu, Multiple fault diagnosis by sensitizing input pairs IEEE Design Test Comput., pp. 44-52, Fall 1995.
27. [27R. Brayton, G. D. Hachtel, C. McMullen, and A. L. Sangiovanni- Vincentelli, Logic Minimization Algorithms for VLSI Synthesis. Nor-well, MA: Kluwer, 1984.
28. [28I. Pomeranz and S. M. Reddy, Testability considerations in technology mapping in Proc. 3rd Asia Test Symp., Nov. 1994, pp. 151-156.
29. [29_, Fault location based on circuit partitioning in Proc. 1996 Int. Conf. on Computer Design, Oct. 1996, pp. 242-247.