Asynchronous circuits and systems : A promising design alternative

Microelectronic Engineering

Volumn 54, Issue 1-2, 2000, Pages 133-149

  Renaudin, M ^a  

^a TIMA LABORATORY   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC NETWORK ANALYSIS; PRODUCT DESIGN; SEMICONDUCTOR MATERIALS; TELECOMMUNICATION;

ASYCHRONOUS CIRCUITS; ASYNCHRONOUS LOGIC; DESIGN FLOWS;

ASYNCHRONOUS MACHINERY;

EID: 0004420968     PISSN: 01679317     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-9317(00)80065-9     Document Type: Article

References (55)

1. A. Abrial, J. Bouvier, M. Renaudin, P. Senn, P. Vivet, "A New Contactless Smartcard IC using an On-Chip Antenna and an Asynchronous Micro-controller", ESSCIRC'00, Stockholm, Sweden, September 19-21, 2000.
2. M. Afghani, C. Svensson, "Performance of synchronous and asynchronous schemes for VLSI systems", IEEE transactions on computers Vol. 41, No. 7 , pp 858 - 872, July 1992.
3. E. Angel, E. Swartzlander et J. Abraham, "A new asynchronous multiplier using Enable / Disable CMOS differential logic", pp. 302 - 305, IEEE 1994.
4. A. Bardsley, D. Edwards, "Compiling the language Balsa to delay-nsensitive hardware", in C.D. Kloos and E. Cerny, editors, Hardware description languages and their applications (CHDL), pp. 89-91, April, 1997.
5. "Asynchronous Digital Circuit Design", G. Birtwistle and A. Davis Editors, Springer, 1995.
6. I. Blunno, L. Lavagno, "Automated synthesis of micro-pipelines from behavioral Verilog HDL", In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, Eilat, Israel, April 1-6, 2000.
7. E. Brunvand et R. F. Sproull, "Translating concurrent programs into delay-insensitive circuits", ICCAD, pp. 262-265, 1989.
8. J. A. Brzozowski, C.J.H. Seger, "Asynchronous Circuits", Springer Verlag, Monograph in computer science, 1995, ISBN : 0-387-94420-6.
9. T. A. Chu, "Synthesis of Self-Timed VLSI Circuits from Graph-Theoretic Specifications", MIT Tech. Report MIT/LCS/TR-393, June, 1987.
10. T.A. Chu, "CLASS: a CAD system for automatic synthesis and verification of asynchronous finite state machines", in Integration, The VLSI Journal, Vol 15, N° 3, October 1993, pp. 263-289.
11. U.V. Cummings, A.M. Lines, A.J. Martin, "An Asynchronous Pipelined Lattice Structure Filter", in Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems, Salt Lake City, Utah, pp. 126-133, November 3-5, 1994.
12. L. David, R. Ginosar et M. Yoeli, "An Efficient Implementation of Boolean Functions as Self-Timed Circuits", IEEE transactions on computers, Vol. 41, No. 1, pp 2 - 11, Jan. 1992.
13. th annu. Hawaii Int. Conf. on Systems Sciences, vol. I, pp. 409-418, 1993.
14. M. Dean, D.Dili, M. Horowitz, "Self timed logic using current sensing completion detection", Journal of VLSI signal processing, No7, pp 7 - 17, Feb.1994.
15. E. Dijkstra, "Guarded Commands, Nondeterminancy and formal derivations of programs", Communications ACM, Vol. 18, August, 1975.
16. E. W. Dijkstra, "A Discipline of Programming", Prentice Hall, Englewood Cliffs, NJ, 1976.
17. rd ACiD Workshop, Newcastle Upon Tyne, January, 1999.
18. B. El Hassan, A. Guyot, M. Renaudin et V. Levering , "New self timed ring and their application to division and square root extraction", ESSCIRC'95, Lille, France, Sept.. 1995,
19. van Gageldonk H., van Berkel K., Peeters A., Baumann D., Gloor D., Stegmann G., «An asynchronous low-power 80C51 microcontroller», Proc. of the Int. Symp. on Advanced Research in Async. Circuits and Systems, 1998, IEEE, p. 96-107.
20. Garside J., Furber S., Chung S.-H., «AMULET3 revealed», Proceedings of the Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems, 1999, IEEE Computer Society, p. 51-59.
21. C.A.R Hoare, "Communicating Sequential Processes", Comm. ACM 21,8, pp.666-677,1978.
22. S. Hauck, "Asynchronous Design Methodologies : An Overview", Proceeding of the IEEE, Vol. 83, No 1, pp. 69-93, January, 1995.
23. C. A. R. Hoare, "Communicating Sequential Processes", International series in computer science, Prentice Hall, 1985.
24. G.M. Jacob et R.W. Brodersen, "Self-timed integrated circuits for digital signal processing applications", VLSI Signal Processing, New York , Vol. III, IEEE Press, pp 197 - 208, 1988.
25. th April, 2000.
26. K. Kessels, P. Marston, "Designing Asynchronous Standby Circuits for Low-Power Pager", in Proceedings of the third international symposium on Advanced Research in Asynchronous Circuits and Systems, April 7-10, 1997, Eindhoven, The Netherlands.
27. A. Kondratyev, M. Kishinevsky, A. Yakovlev, "Hazard-Free Implementation of Speed-Independent Circuits", IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No. 9, September, 1998.
28. B. Lin, S. Devadas, "Synthesis of hazard-free multi-level logic under multiple-input changes from binary decision diagrams", in Proc. Of the IEEE/ACM International Conference on Computer-Aided Design, pp. 542-549, November 1994.
29. A.J. Martin, "Compiling communication processes into delay insensitive VLSI circuits", Distributed computing, vol. 1, pp. 226 - 234, 1986.
30. A. Martin, "Synthesis of Asynchronous VLSI Circuits", Caltech-CS-TR-93-28.
31. A.J. Martin, "Programming in VLSI: from communicating processes to delay-insensitive circuits", in C.A.R. Hoare, editor, Developments in Concurrency and Communication, UT Year of Programming Series, 1990, Addison-Wesley, p. 1-64.
32. A.J. Martin, "The limitations to delay-insensitivity in asynchronous circuits", in W.J. Dally, editor, Proceedings of the Sixth MIT Conference on Advanced Research in VLSI, 1990, MIT Press, p. 263-278.
33. th Conference on Advanced Research in VLSI, 1997, p. 164-181.
34. A.J. McAuley, "Four State Asynchronous Architectures", IEEE Transactions on Computers, Vol. 41, No. 2, February, 1992.
35. L.S. Nielsen, C. Niessen, J. Sparso, J. Van Berkel, "Low Power Operation Using Self-Timed Circuits and Adaptive Scaling of the Supply Voltage", IEEE Transaction on Very Large Scale Integration (VLSI) Systems, Vol. 2, No 4, December, 1994.
36. S.M. Nowick et D.L. Dill, "Automatic Synthesis of Locally-Clocked Asynchronous State Machines", ICCAD, pp. 318-321, 1991.
37. S.M. Nowick, D.L. Dill, "Synthesis of Asynchronous State Machines Using a Local Clock", ICCAD, pp. 192-197, 1991.
38. S.M. Nowick, D.L. Dill, "Exact two level minimization of hazard-free logic with multiple input changes", IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, vol. 14(8), pp. 986-997, August 1995.
39. E. Pastor, J. Cortadella, A. Kondratyev, O. Roig, "Structural Methods for Synthesis of Speed-Independent Circuits", IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No. 11, November, 1998.
40. st February, 2000.
41. M. Renaudin, B. ElHassan, "The Design of Fast Asynchronous Adder Structures and Their Implementation Using D.C.V.S. Logic", in Proceedings ISCAS, London, May, 1994.
42. M. Renaudin and B. El Hassan, "A minimum power, 100 MHz , 12×18+30-b Multiplier-Accumulator operating in asynchronous and synchronous mode", ESSCIRC 94, Ulm , Germany, Sept. 1994.
43. M. Renaudin, B. ElHassan, A. Guyot, "A New Asynchronous Pipeline Scheme : Application to the Design of a Self-Timed Ring Divider", in IEEE Journal of Solid-State Circuits, Vol. 31, No 7, pp. 1001-1013, July, 1996.
44. M. Renaudin, P. Vivet, F. Robin, "A Design Frame Work for Asynchronous/ Synchronous Circuit Based on CHP to HDL Transaction", In International Symposium on Advanced Research in Asynchronous Circuits and Systems" ASYNC'98, Barcelona, Spain, April 19-21, pp 135-144, 1999.
45. M. Renaudin, P. Vivet, F. Robin, "ASPRO-216 : a standard-cell Q.D.I. 16-bit RISC asynchronous microprocessor", Proc. of the Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems, 1998, IEEE, p. 22-31.
46. E. Sutherland, "Micropipelines", Communication of the ACM, Volume 32, No 6, June 1989.
47. Takamura A., Kuwako M., Imai M., Fujii T., Ozawa M., Fukasaku L, Ueno Y., Nanya T., «TITAC-2: an asynchronous 32-bit microprocessor based on scalable-delay-insensitive model», Proceedings of the ICCD, 1997, IEEE, p. 288-294.
48. H. Terada, S. Miyata, M. Iwata, "DDMFs : Self-Timed Super-Pipelined Data-Driven Multimedia Processors", Proceedings of the IEEE, Vol. 87, No. 2, pp.282-296, February, 1999.
49. K. Van Berkel, "Beware the isochronic fork", Integration, the VLSI journal, No 13, pp. 103-128, 1992
50. K. Van Berkel, "Handshake Circuits - An Asynchronous Architecture for VLSI Programming", Cambridge University Press, 1993.
51. T.E. Williams, "Self timed rings and their application to division", Ph.D dissertation, Stanford university, May 1991.
52. T.E. Williams et M.A. Horowitz, "A Zero Overhead Self-Timed 160-ns 54-b CMOS Divider", IEEE Journal of Solid State Circuits, Vol. 26, No. 11, pp. 1651 - 1661, Nov. 1991.
53. T.E. Williams, "Performance of iterative computation in self timed rings", Journal of VLSI signal processing, No 7, pp 17 - 31, Feb.1994.
54. K. Yun, P. Beerel, J. Arceo, "High Performance Asynchronous Pipeline", In "International Symposium on Advanced Research in Asynchronous Circuits and Systems", ASYNC'96 , Aizu-Wakamatsu, Japan, 18 - 21 April, pp 17-28, 1996.
55. For a more complete bibliography, consult the following web site devoted to asynchronous circuit design : http://www.win.tue.nl/~wsinap/async.html