VLSI for OFDM

IEEE Communications Magazine

Volumn 36, Issue 10, 1998, Pages 127-131

  Weste, Neil ^{a,b,c,d,e,f,g,h,i}   Skellern, David J ^a,j,k  

^a MACQUARIE UNIVERSITY   (Australia)

^b UNIVERSITY OF ADELAIDE   (Australia)

^c LUCENT TECHNOLOGIES   (United States)

^d DUKE UNIVERSITY   (United States)

^e UNIVERSITY OF NORTH CAROLINA   (United States)

^f MCNC   (United States)

^g Symbolics Inc   (United States)

^h TLW Inc   (Australia)

ⁱ IEEE   (Australia)

^j IEEE ^*  (Australia)

^k UNIVERSITY OF SYDNEY   (Australia)

more..

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0002616354     PISSN: 01636804     EISSN: None     Source Type: Journal    
DOI: 10.1109/35.722148     Document Type: Article

References (15)

1. J. A. C. Bingham, "Multicarrier Modulation for Data Transmission: An idea Whose Time Has Come," IEEE Commun. Mag., vol. 28, no. 5, May 1990, pp. 5-14.
2. W. Y. Zhou and Y. Wu, "COFDM: An Overview," IEEE Trans. Broadcasting, vol. 41, no. 1, Mar 1995, pp 1-8.
3. O. Edfors et al., "An introduction to orthogonal frequency-division multiplexing," Internal rep, Div. Sig. Processing, Luleå University of Technology, Sweden, http://www.tde.lth.se/home/oes/publications.html
4. E. Bidet et al., "FDF, a 512-TAP FIR Filter Using a Mixed Temporal-Frequential Approach," Proc. 1995 IEEE Custom Integrated Circuits Conf., Santa Clara, CA, May, 1995, pp. 173-76.
5. S, He and M. Torkelson, "Design and Implementation of a 1024-point Pipeline FFT Processor," Proc. 1998 IEEE Custom Integrated Circuits Conf., Santa Clara, CA, May, 1998, pp. 131-34.
6. E. H. Wold and A. M. Despain, "Pipeline and parallel-pipeline FFT processors for VLSI implementation," IEEE Trans. Comp., vol. C-33, no. 5, May 1984, pp. 414-26.
7. T Arivoli et al., "A Single Chip DMT Modem for High-Speed WLANs," Proc 1998 IEEE Custom Integrated Circuits Conf., Santa Clara, CA, May 1998, pp. 9-11, http://www.radiata.com
8. D. J. Coggins et al., "A Comparison of Path Memory Techniques for VLSI Viterbi Decoders," Proc. VLSI '89, Munich, Germany, Sept. 1989, pp. 379-88.
9. P. Black and T. Meng, " A 1-Gb/s Four-State Sliding Block Viterbi Decoder," IEEE JSSC, vol. 32, no 6, June 1997, pp. 797-805.
10. O. J. Joeressen and H Meyr," A 40 Mb/s Soft-Output Viterbi Decoder," IEEE JSSC, vol 30, no 7, July 1997, pp. 812-18.
11. P. Tong, "A 40 MHz Encoder-Decoder Chip Generated by a Reed-Soiomon Code Compiler," Proc. 1990 IEEE Custom Integrated Circuits Conf., May 1990, pp 13.5.1-13.5.4.
12. S. Whitaker, J. Canaris, and K. Cameron, "Reed Solomon VLSI Codec For Advanced Television," IEEE Trans. Circuits and Sys. for Video Tech., vol. 1, no. 2, June 1991, pp. 230-36.
13. E. Bidet et al., "A Fast Single-Chip Implementation of 8192 Complex Point FFT," IEEE JSSC, Mar., 1995, vol. 30, no 3, pp. 300-5.
14. B. M. Baas, "A 9.5mW 330uS 1024-point FFT Processor," Proc. 1998 IEEE Custom Integrated Circuits Conf., Santa Clara, CA, May, 1998, pp. 127-30.
15. R. Makowitz and M. Mayr, "Optimal Pipelined FFT Processing Based on Embedded Static RAM," Proc. 8th Int'l. Conf. Sig. Processing Apps. and Tech., San Diego, CA, Sept. 14-17, 1997, pp. 157-61.