An emulator for exploring RaPiD configurable computing architectures

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2147, Issue , 2001, Pages 17-26

  Fisher, Chris ^a   Rennie, Kevin ^a   Xing, Guanbin ^a   Berg, Stefan G ^a   Bolding, Kevin ^a   Naegle, John ^a   Parshall, Daniel ^a   Portnov, Dmitriy ^a   Sulejmanpasic, Adnan ^a   Ebeling, Carl ^a  

^a University of Washington   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMPUTATION THEORY; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); IMAGE PROCESSING; MEMORY ARCHITECTURE;

BENCHMARK APPLICATIONS; CONFIGURABLE ARCHITECTURES; CONFIGURABLE COMPUTING; DATA INTERFACES; EXPLORATION OF ALTERNATIVES; HIGH-PERFORMANCE STREAMING; SIGNAL AND IMAGE PROCESSING; UNIVERSITY OF WASHINGTON;

COMPUTER ARCHITECTURE;

EID: 23044529139     PISSN: 03029743     EISSN: 16113349     Source Type: Journal    
DOI: 10.1007/3-540-44687-7_3     Document Type: Article

References (8)

1. Ebeling, C. and Cronquist, D. C. and Franklin, P. and Berg, S.,.Mapping applications to the RaPiD configurable architecture., Field-Programmable Custom Computing Machines (FCCM-97), April 1997, pp. 106-15.
2. Darren C. Cronquist, Paul Franklin, Chris Fisher, Miguel Figueroa, and Carl Ebeling.Architecture Design of Reconfigurable Pipelined Datapaths,. Twentieth Anniversary Conference on Advanced Research in VLSI, 1999.
3. Kung, H. T.Let’s design algorithms for VLSI systems. Tech Report CMU-CS-79-151, Carnegie-Mellon University, January, 1979.
4. Moldovan, D. I. and Fortes, J. A. B.,.Partitioning and mapping algorithms into fixed size systolic arrays., IEEE Transactions on Computers, 1986, pp.1-12.
5. Lee, P. and Kedem, Z. M.,.Synthesizing linear array algorithms from nested FOR loop algorithms., IEEE Transactions on Computers, 1988, pp.1578-98.
6. Gold, B. and Bially, T., "Parallelism in fast Fourier transform hardware", IEEE Transactions on Audio and Electroacoustics, vol. AU-21 no.1, Feb. 1973, pp. 5-16.
7. Xilinx. "Virtex and Virtex-E Overview." http://www.xilinx.com/xlnx/xil_prodcat_product.jsp?title=ss_vir (16 Mar. 2001).
8. Intel. "StrongARM SA-110 Multimedia Development Board with Companion SA-1101 Developement Board". Order Number: 278253-001 Jan. 1999. ftp://download.intel.com/design/strong/datashts/27825301.pdf (16 Mar. 2001).