Exploiting Locality for the Performance Analysis of Shared Memory Systems in MPSoCs

Proceedings - Real-Time Systems Symposium

Volumn 2018-December, Issue , 2019, Pages 350-360

  Saidi, Selma ^a   Syring, Alexander ^a  

^a HAMBURG UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

DRAMs; Memory; MPSoCs; Timing Analysis

Indexed keywords

DATA STORAGE EQUIPMENT; DYNAMIC RANDOM ACCESS STORAGE; INFORMATION MANAGEMENT; INTERACTIVE COMPUTER SYSTEMS; MEMORY ARCHITECTURE; MULTIPROCESSING SYSTEMS; SAFETY ENGINEERING; SYSTEM-ON-CHIP;

CAREFUL MANAGEMENT; MPSOCS; PERFORMANCE ANALYSIS; REAL TIME GUARANTEES; SAFETY-CRITICAL DOMAIN; SHARED MEMORY ARCHITECTURE; SHARED MEMORY SYSTEM; TIMING ANALYSIS;

REAL TIME SYSTEMS;

EID: 85061537965     PISSN: 10528725     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTSS.2018.00050     Document Type: Conference Paper

References (30)

1. A. AG. Audi a8-central driver assistance controller (zfas).
2. B. Akesson, W. H. Jr., and K. Goossens. Automatic generation of efficient predictable memory patterns. In 17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011, Toyama, Japan, August 28-31, 2011, Volume 1, pages 177-184. IEEE Computer Society, 2011
3. S. Altmeyer, R. I. Davis, and C. Maiza. Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems. In Proceedings of the 2011 IEEE 32Nd Real-Time Systems Symposium, RTSS '11, pages 261-271, Washington, DC, USA, 2011. IEEE Computer Society.
4. P. Burgio, G. Tagliavini, A. Marongiu, and L. Benini. Enabling finegrained openmp tasking on tightly-coupled shared memory clusters. In E. Macii, editor, Design, Automation and Test in Europe, DATE 13, Grenoble, France, March 18-22, 2013, pages 1504-1509. EDA Consortium San Jose, CA, USA/ACM DL, 2013.
5. D. Dasari, B. Andersson, V. Nelis, S. M. Petters, A. Easwaran, and J. Lee. Response time analysis of cots-based multicores considering the contention on the shared memory bus. In 2011IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications, pages 1068-1075, Nov 2011.
6. B. D. de Dinechin. Kalray mppa R : Massively parallel processor array: Revisiting DSP acceleration with the kalray MPPA manycore processor. In 2015 IEEE Hot Chips 27 Symposium (HCS), Cupertino, CA, USA, August 22-25, 2015, pages 1-27. IEEE, 2015.
7. J. Diemer, P. Axer, and R. Ernst. Compositional Performance Analysis in Python with pyCPA. In Proceedings of the 2012 International Workshop on Analysis Tools and Methodologies for Embedded and Real-Time System, 2012.
8. J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper. The Mälardalen WCET Benchmarks: Past, Present And Future. In B. Lisper, editor, 10th International Workshop on Worst-Case Execution Time Analysis (WCET 2010), volume 15 of OpenAccess Series in Informatics (OASIcs), pages 136-146, Dagstuhl, Germany, 2010. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik. The printed version of the WCET'10 proceedings are published by OCG (www.ocg.at)-ISBN 978-3-85403-268-7.
9. R. Henia, A. Hamann, M. Jersak, R. Racu, K. Richter, and R. Ernst. System level performance analysis-The SymTA/S approach. IEE Proceedings-Computers and Digital Techniques, 152(2), 2005.
10. H. Kim, D. de Niz, B. Andersson, M. Klein, O. Mutlu, and R. Rajkumar. Bounding memory interference delay in cots-based multi-core systems. In 2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), pages 145-154, April 2014.
11. A. Kostrzewa, S. Saidi, and R. Ernst. Dynamic control for mixed-critical networks-on-chip. In 2015 IEEE Real-Time Systems Symposium, RTSS 2015, San Antonio, Texas, USA, December 1-4, 2015, pages 317-326. IEEE Computer Society, 2015.
12. J. P. Lehoczky. Fixed priority scheduling of periodic task sets with arbitrary deadlines. In Proceedings of the Real-Time Systems Symposium-1990, Lake Buena Vista, Florida, USA, December 1990, pages 201-209. IEEE Computer Society, 1990.
13. I. Loi and L. Benini. A multi banked-multi ported-non blocking shared L2 cache for mpsoc platforms. In G. P. Fettweis and W. Nebel, editors, Design, Automation & Test in Europe Conference & Exhibition, DATE 2014, Dresden, Germany, March 24-28, 2014, pages 1-6. European Design and Automation Association, 2014.
14. M. Lv, N. Guan, J. Reineke, R. Wilhelm, and W. Yi. A survey on static cache analysis for real-Time systems. LITES, 3(1):05:1-05:48, 2016.
15. M. Moy and K. Altisen. Arrival curves for real-Time calculus: The causality problem and its solutions. In J. Esparza and R. Majumdar, editors, Tools and Algorithms for the Construction and Analysis of Systems, pages 358-372, Berlin, Heidelberg, 2010. Springer Berlin Heidelberg.
16. D. Oehlert, A. Luppold, and H. Falk. Bus-Aware Static Instruction SPM Allocation for Multicore Hard Real-Time Systems. In M. Bertogna, editor, 29th Euromicro Conference on Real-Time Systems (ECRTS 2017), volume 76 of Leibniz International Proceedings in Informatics (LIPIcs), pages 1:1-1:22, Dagstuhl, Germany, 2017. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik.
17. D. Oehlert, S. Saidi, and H. Falk. Compiler-based extraction of event arrival functions for real-Time systems analysis. In S. Altmeyer, editor, 30th Euromicro Conference on Real-Time Systems, ECRTS 2018, July 3-6, 2018, Barcelona, Spain, volume 106 of LIPIcs, pages 4:1-4:22. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik, 2018
18. M. Paolieri, E. Quiñones, F. J. Cazorla, G. Bernat, and M. Valero. Hardware support for wcet analysis of hard real-Time multicore systems. SIGARCH Comput. Archit. News, 37(3):57-68, June 2009.
19. M. Paolieri, E. Quinones, F. J. Cazorla, and M. Valero. An analyzable memory controller for hard real-Time cmps. IEEE Embedded Systems Letters, 1(4):86-90, Dec 2009.
20. R. Pellizzoni, A. Schranzhofer, J.-J. Chen, M. Caccamo, and L. Thiele. Worst case delay analysis for memory interference in multicore systems. In 2010 Design, Automation Test in Europe Conference Exhibition (DATE 2010), pages 741-746, March 2010.
21. E. A. Rambo and R. Ernst. Worst-case communication time analysis of networks-on-chip with shared virtual channels. In W. Nebel and D. Atienza, editors, Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, DATE 2015, Grenoble, France, March 9-13, 2015, pages 537-542. ACM, 2015.
22. J. Reineke, I. Liu, H. D. Patel, S. Kim, and E. A. Lee. Pret dram controller: Bank privatization for predictability and temporal isolation. In 2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pages 99-108, Oct 2011.
23. K. Richter and R. Ernst. Event model interfaces for heterogeneous system analysis. In Proceedings of the Conference on Design, Automation and Test in Europe, DATE '02, pages 506-, Washington, DC, USA, 2002. IEEE Computer Society.
24. S. Saidi, P. Tendulkar, T. Lepley, and O. Maler. Optimizing explicit data transfers for data parallel applications on the cell architecture. ACM Trans. Archit. Code Optim., 8(4):37:1-37:20, Jan. 2012.
25. S. Schliecker, M. Negrean, and R. Ernst. Bounding the shared resource load for the performance analysis of multiprocessor systems. In 2010 Design, Automation Test in Europe Conference Exhibition (DATE 2010), pages 759-764, March 2010.
26. D. Stiliadis and A. Varma. Latency-rate servers: A general model for analysis of traffic scheduling algorithms. IEEE/ACM Trans. Netw., 6(5):611-624, Oct. 1998.
27. L. Thiele, S. Chakraborty, and M. Naedele. Real-Time calculus for scheduling hard real-Time systems. In Proceedings of the 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century., 2000.
28. A. Tretter, P. Kumar, and L. Thiele. Interleaved multi-bank scratchpad memories: A probabilistic description of access conflicts. In 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), pages 1-6, June 2015.
29. Z. P. Wu, Y. Krish, and R. Pellizzoni. Worst case analysis of dram latency in multi-requestor systems. In 2013 IEEE 34th Real-Time Systems Symposium, pages 372-383, Dec 2013.
30. Z. P. Wu, R. Pellizzoni, and D. Guo. A composable worst case latency analysis for multi-rank dram devices under open row policy. Real-Time Syst., 52(6):761-807, Nov. 2016.