Interleaved multi-bank scratchpad memories: A probabilistic descrIPtion of access conflicts

Proceedings - Design Automation Conference

Volumn 2015-July, Issue , 2015, Pages

  Tretter, Andreas ^a   Kumar, Pratyush ^a   Thiele, Lothar ^a  

^a ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; COMPUTER AIDED DESIGN; MARKOV PROCESSES; SOFTWARE DESIGN; HARDWARE; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS;

ACCURATE ESTIMATION; EXPECTED THROUGHPUT; HARDWARE AND SOFTWARE DESIGNS; HARDWARE CONFIGURATIONS; INTUITIVE UNDERSTANDING; MULTI-CORE PLATFORMS; PROBABILISTIC DESCRIPTIONS; SOFTWARE APPLICATIONS;

MEMORY ARCHITECTURE;

EID: 84944080648     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2744769.2744861     Document Type: Conference Paper

References (17)

1. Adapteva. EpIPhany Architecture Reference Manual. http://adapteva.com/docs/epIPhany-arch-ref.pdf, 2008-2013.
2. F. Baskett and A. J. Smith. Interference in MultIProcessor Computer Systems with Interleaved Memory. Comm. ACM, 19(6):327-334, June 1976.
3. L. Benini et al. P2012: Building an Ecosystem for a Scalable, Modular and High-Efficiency Embedded Computing Accelerator. In Proc. DATE, pages 983-987, 2012.
4. D. P. Bhandarkar. Analysis of memory interference in multIProcessors. Computers, IEEE Transactions on, 100(9):897-908, 1975.
5. D. P. Bhandarkar and S. H. Fuller. Markov Chain Models for Analyzing Memory Interference in MultIProcessor Computer Systems. In Proc. Symposium on Computer Architecture, ISCA '73, pages 1-6. ACM, 1973.
6. N. Binkert et al. The gem5 simulator. ACM SIGARCH Computer Architecture News, 39(2):1-7, 2011.
7. G. J. Burnett and E. G. Coffman, Jr. A Study of Interleaved Memory Systems. In Proc. Spring Joint Computer Conference, AFIPS '70 (Spring), pages 467-474. ACM, May 1970.
8. G. J. Burnett and E. G. Coffman, Jr. A Combinatorial Problem Re-lated to Interleaved Memory Systems. J. ACM, 20:39-45, Jan. 1973.
9. W. Feller. An introduction to probability theory and its applications, volume 1. Wiley, 1968.
10. M. R. Guthaus et al. MiBench: A free, commercially representative embedded benchmark suite. In Workload Characterization, 2001. WWC-4. 2001 IEEE Int'l Workshop on, pages 3-14. IEEE, 2001.
11. N. Johnson and S. Kotz. Urn models and their application: an approach to modern discrete probability theory. Wiley, 1977.
12. R. v. Mises. Über Aufteilungs-und Besetzungswahrscheinlichkeiten. Revue de la Facultffe de Sciences de l'Universitffie d'Istanbul, pages 145-163, 1938-39.
13. S. Rabinowitz. A model for interference in multIProcessors. Missouri Journal of Mathematical Sciences, 3:12-19, 1991.
14. B. R. Rau. Interleaved Memory Bandwidth in a Model of a MultIProcessor Computer System. IEEE Trans. Computers, 28(9):678-681, 1979.
15. B. R. Rau. Pseudo-randomly Interleaved Memory. In Proceedings of the 18th Annual International Symposium on Computer Architecture, ISCA '91, pages 74-83. ACM, 1991.
16. C. E. Skinner and J. R. Asher. Effects of storage contention on system performance. IBM Systems Journal, 8(4):319-333, 1969.
17. W. D. Strecker. An analysis of the instruction execution rate in certain computer structures. PhD thesis, 1970.