Understanding Error Propagation in GPGPU Applications

International Conference for High Performance Computing, Networking, Storage and Analysis, SC

Volumn 0, Issue , 2016, Pages 240-251

  Li, Guanpeng ^a   Pattabiraman, Karthik ^a   Cher, Chen Yang ^b   Bose, Pradip ^b  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

CUDA; Error Propagation; Error Resilience; Fault Injection; GPGPU

Indexed keywords

PROGRAM PROCESSORS; SOFTWARE TESTING;

CUDA; ERROR PROPAGATION; ERROR RESILIENCE; FAULT INJECTION; GPGPU;

ERRORS;

EID: 85017275616     PISSN: 21674329     EISSN: 21674337     Source Type: Conference Proceeding    
DOI: 10.1109/SC.2016.20     Document Type: Conference Paper

References (55)

1. Enabling on-the-fly manipulations with LLVM IR code of CUDA sources. https://github.com/apc-llc/nvcc-llvm-ir. [Online; accessed Apr. 2016].
2. NVIDiA CUDA-GDB Documentation. http://docs. nvidia.com/cuda/cuda-gdb/#axzz45I7ljdgy. [Online; accessed Apr. 2016].
3. NVIDiA Multi-GPU Programming. http://www.nvidia.com/docs/IO/116711/sc11-multi-gpu. pdf. [Online; accessed Apr. 2016].
4. NVIDiA SDK Samples. http://docs. nvidia.com/gameworks/content/artisttools/hairworks/HairWorks sdkSamples.html. [Online; accessed Apr. 2016].
5. Parallel circuit solver. https://github.com/glaswep/hpc. [Online; accessed Apr. 2016].
6. R. Ashraf, R. Gioiosa, G. Kestor, R. DeMara, C.-Y. Cher, P. Bose. Understanding the propagation of transient errors in HPC applications. In International Conference for High Performance Computing, Networking, Storage and Analysis(SC). IEEE, 2015.
7. F. Ayatolahi, B. Sangchoolie, R. Johansson, J. Karlsson. A study of the impact of single bit-flip and double bit-flip errors on program execution. In Computer Safety, Reliability, Security, pages 265-276. Springer, 2013.
8. E. Battenberg and D. Wessel. Accelerating nonnegative matrix factorization for audio source separation on multi-core and many-core architectures. In 10th International Society for Music Information Retrieval Conference (ISMIR 2009), 2009.
9. S. Borkar. Designing reliable systems from unreliable components: The challenges of transistor variability and degradation. volume 25, pages 10-16. IEEE, 2005.
10. J. Calhoun, L. Olson, M. Snir. Flipit: An LLVM based fault injector for HPC. In Euro-Par: Parallel Processing Workshops, pages 547-558. Springer, 2014.
11. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee, K. Skadron. Rodinia: A benchmark suite for heterogeneous computing. In International Symposium onWorkload Characterization (IISWC 2009), pages 44-54. IEEE, 2009.
12. C.-Y. Cher, M. S. Gupta, P. Bose, K. P. Muller. Understanding soft error resiliency of Blue Gene/Q compute chip through hardware proton irradiation and software fault injection. In Proceedings of the 2014 International Conference for High Performance Computing, Networking, Storage and Analysis (SC). IEEE, November 2014.
13. H. Cho, S. Mirkhani, C.-Y. Cher, J. A. Abraham, S. Mitra. Quantitative evaluation of soft error injection techniques for robust system design. In ACM/EDAC/IEEE Design Automation Conference (DAC), pages 1-10. IEEE, 2013.
14. C. Constantinescu. Intermittent faults and effects on reliability of integrated circuits. In Reliability and Maintainability Symposium, page 370. IEEE, 2008.
15. J. J. Cook and C. Zilles. A characterization of instruction-level error derating and its implications for error detection. In International Conference on Dependable Systems and Networks(DSN), pages 482-491. IEEE, 2008.
16. C. H. A. Costa, Y. Park, B. S. Rosenburg, C.-Y. Cher, K. D. Ryu. A system software approach to proactive memory-error avoidance. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC). IEEE, 2014.
17. S. Di and F. Cappello. Adaptive impact-driven detection of silent data corruption for hpc applications.
18. C. Di Martino, W. Kramer, Z. Kalbarczyk, R. Iyer. Measuring and understanding extreme-scale application resilience: A field study of 5, 000, 000 HPC application runs. In IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), pages 25-36. IEEE, 2015.
19. M. Dimitrov, M. Mantor, H. Zhou. Understanding software approaches for GPGPU reliability. In Workshop on General Purpose Processing on Graphics Processing Units, pages 94-104. ACM, 2009.
20. B. Fang, K. Pattabiraman, M. Ripeanu, S. Gurumurthi. Gpu-qin: A methodology for evaluating the error resilience of GPGPU applications. In International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 221-230. IEEE, 2014.
21. S. Feng, S. Gupta, A. Ansari, S. Mahlke. Shoestring: Probabilistic soft error reliability on the cheap. In ACM SIGARCH Computer Architecture News, volume 38, page 385. ACM, 2010.
22. A. Geist. How to kill a supercomputer: Dirty power, cosmic rays, bad solder. IEEE Spectrum, 2016.
23. R. Gioiosa, J. C. Sancho, S. Jiang, F. Petrini. Transparent, incremental checkpointing at kernel level: A foundation for fault tolerance for parallel computers. In Proceedings of the ACM/IEEE SC2005 Conference on High Performance Networking and Computing, 2005, pages 9-9. ACM/IEEE, Nov 2005.
24. W. Gu, Z. Kalbarczyk, R. K. Iyer, Z. Yang. Characterization of linux kernel behavior under errors. In International Conference on Dependable Systems and Networks(DSN), page 459. IEEE, 2003.
25. P. H. Hargrove and J. C. Duell. Berkeley lab checkpoint/restart (BLCR) for linux clusters. Journal of Physics: Conference Series, 46(1), 2006.
26. S. Hari, T. Tsai, M. Stephenson, S. Keckler, J. Emer. Sassifi: Evaluating resilience of GPU applications. In SELSE: IEEE Workshop of Silicon Errors in Logic. IEEE, 2015.
27. S. K. S. Hari, S. V. Adve, H. Naeimi, P. Ramachandran. Relyzer: Exploiting application-level fault equivalence to analyze application resiliency to transient faults. In ACM SIGARCH Computer Architecture News, volume 40, page 123. ACM, 2012.
28. M. Hiller, A. Jhumka, N. Suri. Propane: An environment for examining the propagation of errors in software. In ACM SIGSOFT Software Engineering Notes, volume 27, pages 81-85. ACM, 2002.
29. K.-H. Huang and J. A. Abraham. Algorithm-based fault tolerance for matrix operations. Computers, IEEE Transactions on, 100(6):518-528, 1984.
30. H. Jeon and M. Annavaram. Warped-DMR: Light-weight error detection for GPUGPU. In IEEE/ACM International Symposium on Microarchitecture, pages 37-47. IEEE Computer Society, 2012.
31. W. M. Jones, J. T. Daly, N. DeBardeleben. Impact of sub-optimal checkpoint intervals on application efficiency in computational clusters. In Proceedings of the 19th ACM International Symposium on High Performance Distributed Computing, HPDC '10. ACM, 2010.
32. I. Karlin. Lulesh programming model and performance ports overview. https://codesign. llnl. gov/pdfs/lulesh Ports. pdf. [Online; accessed Apr. 2016].
33. I. Karlin, A. Bhatele, B. L. Chamberlain, J. Cohen, Z. Devito, M. Gokhale, R. Haque, R. Hornung, J. Keasler, D. Laney, et al. Lulesh programming model and performance ports overview. Lawrence Livermore National Laboratory (LLNL), Livermore, CA, Tech. Rep, 2012.
34. C. Lattner and V. Adve. LLVM: A compilation framework for lifelong program analysis, transformation. In International Symposium on Code Generation and Optimization, page 75. IEEE, 2004.
35. G. Li, Q. Lu, K. Pattabiraman. Fine-grained characterization of faults causing long latency crashes in programs. In IEEE/IFIP International Conference on Dependable Systems and Networks (DSN). IEEE, 2015.
36. G. Li, K. Pattabiraman, C.-Y. Cher, P. Bose. An applicationspecific checkpointing technique for minimizing checkpoint corruption. In International Symposium on Software Reliability Engineering(ISSRE). IEEE, 2015.
37. Q. Lu, M. Farahani, J. Wei, A. Thomas, K. Pattabiraman. LLFI: An intermediate code level fault injector for hardware faults. In International Conference on Quality, Reliability and Security (QRS). IEEE, 2015.
38. Q. Lu, K. Pattabiraman, M. S. Gupta, J. A. Rivers. SDCTune: A model for predicting the SDC proneness of an application for configurable protection. In International Conference on Compilers, Architecture and Synthesis for Embedded Systems, page 23. ACM, 2014.
39. A. Moody, G. Bronevetsky, K. Mohror, B. R. de Supinski. Design, modeling, evaluation of a scalable multi-level checkpointing system. In Proceedings of the 2010 International Conference for High Performance Computing, Networking, Storage and Analysis (SC). IEEE, 2010.
40. R. Natella, D. Cotroneo, J. Duraes, H. S. Madeira, et al. On fault representativeness of software fault injection. volume 39, pages 80-96. IEEE, 2013.
41. N. Oh, P. P. Shirvani, E. J. McCluskey. Error detection by duplicated instructions in super-scalar processors. IEEE Transactions on Reliability, 51(1):63-75, 2002.
42. K. Pattabiraman, G. P. Saggese, D. Chen, Z. Kalbarczyk, R. K. Iyer. Automated derivation of application-specific error detectors using dynamic analysis. IEEE Transactions on Dependable and Secure Computing, 8(5):640-655, 2011.
43. A. J. Peña, W. Bland, P. Balaji. Vocl-ft introducing techniques for efficient soft error coprocessor recovery. In International Conference for High Performance Computing, Networking, Storage and Analysis(SC), page 71. ACM, 2015.
44. D. A. Reed and J. Dongarra. Exascale computing and big data. Communications of the ACM, 58(7):56-68, 2015.
45. V. Reva. An efficient cuda implementation of the tree-based barnes hut n-body algorithm. 2014.
46. V. C. Sharma, A. Haran, Z. Rakamaric, G. Gopalakrishnan. Towards formal approaches to system resilience. In Pacific Rim International Symposium on Dependable Computing (PRDC), pages 41-50. IEEE, 2013.
47. J. A. Stratton, C. Rodrigues, I.-J. Sung, N. Obeid, L.-W. Chang, N. Anssari, G. D. Liu, W.-m. W. Hwu. Parboil: A revised benchmark suite for scientific and commercial throughput computing. Center for Reliable and High-Performance Computing, 2012.
48. J. Tan, N. Goswami, T. Li, X. Fu. Analyzing soft-error vulnerability on GPGPU microarchitecture. In IEEE International Symposium on Workload Characterization (IISWC), pages 226-235. IEEE, 2011.
49. I. Tanasic, I. Gelado, J. Cabezas, A. Ramirez, N. Navarro, M. Valero. Enabling preemptive multiprogramming on GPUs. In ACM SIGARCH Computer Architecture News, volume 42, pages 193-204. IEEE Press, 2014.
50. A. Thomas and K. Pattabiraman. Error detector placement for soft computation. In IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), pages 1-12. IEEE, 2013.
51. D. Tiwari, S. Gupta, J. Rogers, D. Maxwell, P. Rech, S. Vazhkudai, D. Oliveira, D. Londo, N. DeBardeleben, P. Navaux, et al. Understanding GPU errors on large-scale HPC systems and the implications for system design and operation. In International Symposium on High Performance Computer Architecture (HPCA), pages 331-342. IEEE, 2015.
52. J. Wei, A. Thomas, G. Li, K. Pattabiraman. Quantifying the accuracy of high-level fault injection techniques for hardware faults. In IEEE/IFIP International Conference on Dependable Systems and Networks (DSN). IEEE, 2014.
53. K. S. Yim, Z. T. Kalbarczyk, R. K. Iyer. Quantitative analysis of longlatency failures in system software. In Pacific Rim International Symposium on Dependable Computing(PRDC), pages 23-30. IEEE, 2009.
54. K. S. Yim, C. Pham, M. Saleheen, Z. Kalbarczyk, R. Iyer. Hauberk: Lightweight silent data corruption error detector for GPGPU. In International Parallel, Distributed Processing Symposium (IPDPS), page 287. IEEE, 2011.
55. L. Yu, Y. Zhang, X. Gong, N. Roy, L. Makowski, D. Kaeli. High performance computing of fiber scattering simulation. In Proceedings of the 8th Workshop on General Purpose Processing using GPUs, pages 90-98. ACM, 2015.