Warped-DMR: Light-weight error detection for GPGPU

Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012

Volumn , Issue , 2012, Pages 37-47

  Jeon, Hyeran ^a   Annavaram, Murali ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

DMR; GPGPU; Reliable computing

Indexed keywords

DMR; DUAL MODULAR REDUNDANCY; GENERAL-PURPOSE COMPUTING; GPGPU; GRAPHICS PROCESSING UNIT; PERFORMANCE IMPROVEMENTS; RELIABLE COMPUTING; SCIENTIFIC APPLICATIONS;

APPLICATION PROGRAMS; COMPUTER ARCHITECTURE; COMPUTER GRAPHICS; ERRORS; MICROPROCESSOR CHIPS; SUPERCOMPUTERS;

PROGRAM PROCESSORS;

EID: 84876580223     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2012.13     Document Type: Conference Paper

References (23)

1. "Ercbench." [Online]. Available: http://ercbench.ece.wisc.edu/
2. "Geforce 400 series." [Online]. Available: http://en.wikipedia. org/wiki/GeForce-400-Series
3. "Gpgpu-sim." [Online]. Available: http://www.ece.ubc.ca/aamodt/ gpgpu-sim/
4. "Nvidia cuda sdk 2.3." [Online]. Available: http://developer.nvidia.com/cuda-toolkit-23-downloads
5. "Parboil benchmark suite." [Online]. Available: http://impact.crhc.illinois.edu/parboil.php
6. M. Dimitrov, M. Mantor, and H. Zhou, "Understanding software approaches for gpgpu reliability," in Proceedings of 2nd Workshop on General Purpose Processing on Graphics Processing Units, March 2009, pp. 94-104.
7. X. Fu, N. Goswami, and T. Li, "Analyzing soft-error vulnerability on gpgpu microarchitecture," in Proceedings of the 2011 IEEE International Symposium on Workload Characterization, November 2011, pp. 226-235.
8. M. Gebhart, D. R. Johnson, D. Tarjan, S. W. Keckler, W. J. Dally, E. Lindholm, and K. Skadron, "Energy-efficient mechanisms for managing thread context in throughput processors," in Proceedings of the 38th annual International Symposium on Computer Architecture, Jun 2011, pp. 235-246.
9. S. Hong and H. Kim, "An integrated gpu power and performance model," in Proceedings of the 37th annual International Symposium on Computer Architecture, Jun 2010, pp. 280-289.
10. S. Kumar and A. Aggarwal, "Reducing resource redundancy for concurrent error detection techniques in high performance microprocessors," in Proceedings of the 12th International Symposium on High Performance Computer Architecture, February 2006, pp. 212-221.
11. V. W. Lee, C. Kim, J. Chhugani, M. Deisher, D. Kim, A. D. Nguyen, N. Satish, M. Smelyanskiy, S. Chennupaty, P. Hammarlund, R. Singhal, and P. Dubey, "Debunking the 100x gpu vs. cpu myth: an evaluation of throughput computing on cpu and gpu," in Proceedings of the 37th annual International Symposium on Computer Architecture, Jun 2010, pp. 451-460.
12. D. Lipetz and E. Schewarz, "Self checking in current floating-point units," in Proceedings of the IEEE 20th Symposium on Computer Arithmetic, July 2011, pp. 73-76.
13. S. S. Mukherjee, M. Kontz, and S. K. Reinhardt, "Detailed design and evaluation of redundant multithreading alternatives," in Proceedings of the 29th annual International Symposium on Computer Architecture, May 2002, pp. 99-110.
14. R. Nathan and D. J. Sorin, "Argus-g: A low-cost error detection scheme for gpgpus," in Workshop on Resilient Architectures, December 2010.
15. S. Nomura, M. D. Sinclair, C.-H. Ho, V. Govindaraju, and M. de Kruijf, "Sampling + dmr: Practical and low-overhead permanent fault detection," in Proceedings of the 38th annual International Symposium on Computer Architecture, Jun 2011, pp. 201-212.
16. NVIDIA, "Fermi white paper v1.1." Available: http://www.nvidia.com/content/PDF/fermi-white-papers/NVIDIA-Fermi-Compute- Architecture-Whitepaper.pdf
17. NVIDIA, "Nvidia geforce gtx 680 white paper v1.0." Available: http://www.geforce.com/Active/en-US/en-US/pdf/GeForce-GTX-680-Whitepaper-FINAL. pdf
18. N. Ohkubo, T. Kawashimo, M. Suzuki, Y. Suzuki, J. Kikuchi, M. Tokoro, R. Yamagata, E. Kamada, T. Yamashita, T. Shimizu, T. Hashimoto, and T. Isobe, "A fault-detecting 400 mhz floating-point unit for a massivelyparallel computer," in International Solid-State Circuits Conference, February 1999, pp. 368-369.
19. S. K. Reinhardt and S. S. Mukherjee, "Transient fault detection via simultaneous multithreading," in Proceedings of the 27th annual International Symposium on Computer Architecture, Jun 2000, pp. 25-36.
20. T. J. Slegel, R. M. A. III, M. A. Check, B. C. Giamei, B. W. Krumm, C. A. Krygowski, W. H. Li, J. S. Liptay, and J. D. MacDougall, "Ibm's s/390 g5 microprocessor design," in IEEE MICRO, March 1999, pp. 12-23.
21. Synopsis, "Design compiler user guide," 2010. Available: http://acms.ucsd.edu/info/documents/dc/dcug.pdf
22. K. S. Yim, C. Pham, M. Saleheen, Z. Kalbarczyk, and R. K. Iyer, "Hauberk: Lightweight silent data corruption error detector for gpgpu," in Proceedings of 25th IEEE International Parallel & Distributed Processing Symposium, May 2011, pp. 287-300.
23. L. Zhang, Y. Han, Q. Xuz, and X. Li, "Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology," in Proceedings of the Conference on Design, Automation and Test in Europe, March 2008, pp. 891-896.