Evaluating the effect of last-level cache sharing on integrated GPU-CPU systems with heterogeneous applications

Proceedings of the 2016 IEEE International Symposium on Workload Characterization, IISWC 2016

Volumn , Issue , 2016, Pages 168-177

  García, Víctor ^a,b   Gómez Luna, Juan ^c   Grass, Thomas ^a,b   Rico, Alejandro ^d   Ayguade, Eduard ^a,b   Peña, Antonio J ^b  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b BARCELONA SUPERCOMPUTING CENTER   (Spain)

^c UNIVERSITY OF CÓRDOBA   (Spain)

^d ARM Inc   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER GRAPHICS; ENERGY EFFICIENCY; MEMORY ARCHITECTURE; UBIQUITOUS COMPUTING; VIRTUAL ADDRESSES;

GRAPHICS PROCESSING UNITS; HETEROGENEOUS COMPUTATION; HETEROGENEOUS PROGRAMMING; HETEROGENEOUS SYSTEMS; HIGH PERFORMANCE COMPUTING (HPC); INTEGRATED ARCHITECTURE; LASTLEVEL CACHES (LLC); VIRTUAL ADDRESS SPACE;

PROGRAM PROCESSORS;

EID: 84994741673     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IISWC.2016.7581277     Document Type: Conference Paper

References (45)

1. J. Lee and H. Kim, "Tap: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture," in IEEE 18th International Symposium on High-Performance Computer Architecture (HPCA), 2012.
2. V. Mekkat, A. Holey, P.-C. Yew, and A. Zhai, "Managing shared lastlevel cache in a heterogeneous multicore processor," in International Conference on Parallel Architectures and Compilation Techniques, 2013.
3. M. K. Jeong, M. Erez, C. Sudanthi, and N. Paver, "A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC," in Design Automation Conference (DAC), 2012, pp. 850-855.
4. R. Ausavarungnirun, K. K.-W. Chang, L. Subramanian, G. H. Loh, and O. Mutlu, "Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems," in 39th International Symposium on Computer Architecture (ISCA), 2012, pp. 416-427.
5. O. Kayiran, N. C. Nachiappan, A. Jog, R. Ausavarungnirun, M. T. Kandemir, G. H. Loh, O. Mutlu, and C. R. Das, "Managing GPU concurrency in heterogeneous architectures," in 47th IEEE/ACM International Symposium on Microarchitecture (MICRO), 2014, pp. 114-126.
6. J. Lee, S. Li, H. Kim, and S. Yalamanchili, "Adaptive virtual channel partitioning for network-on-chip in heterogeneous architectures," ACM Trans. Des. Autom. Electron. Syst., vol. 18, no. 4, pp. 48:1-48:28, 2013.
7. M. Daga, A. M. Aji, and W. Feng, "On the efficacy of a fused CPU+GPU processor (or APU) for parallel computing," in Symposium on Application Accelerators in High-Performance Computing, 2011.
8. M. Daga and M. Nutter, "Exploiting coarse-grained parallelism in B+ tree searches on an APU," in SC Companion: High Performance Computing, Networking Storage and Analysis (SCC), 2012.
9. M. Daga, M. Nutter, and M. Meswani, "Efficient breadth-first search on a heterogeneous processor," in IEEE International Conference on Big Data, Oct. 2014, pp. 373-382.
10. M. C. Delorme, T. S. Abdelrahman, and C. Zhao, "Parallel radix sort on the amd fusion accelerated processing unit," in 42nd International Conference on Parallel Processing, Oct. 2013, pp. 339-348.
11. J. He, M. Lu, and B. He, "Revisiting co-processing for hash joins on the coupled CPU-GPU architecture," Proc. VLDB Endow., vol. 6, no. 10, pp. 889-900, Aug. 2013.
12. J. Hestness, S. W. Keckler, and D. A. Wood, "GPU computing pipeline inefficiencies and optimization opportunities in heterogeneous CPU-GPU processors," in IEEE International Symposium on Workload Characterization (IISWC), 2015, pp. 87-97.
13. W. Liu and B. Vinter, "Speculative segmented sum for sparse matrixvector multiplication on heterogeneous processors," Parallel Comput., vol. 49, no. C, pp. 179-193, Nov. 2015.
14. Heterogeneous System Architecture: A Technical Review, AMD, 2012. [Online]. Available: http://amd-dev.wpengine.netdna-cdn.com/wordpress/media/2012/10/hsa10.pdf
15. W. Hwu, Heterogeneous system architecture. Morgan Kaufman, 2016.
16. The OpenCL Specification v2.0, Khronos OpenCL Working Group, 2015. [Online]. Available: https://www.khronos.org/registry/cl/specs/opencl-2.0.pdf
17. CUDA C Programming Guide, NVIDIA Corporation, 2014. [Online]. Available: http://docs.nvidia.com/cuda/cuda-c-programming-guide/
18. NVIDIA. (2015) NVIDIA Tegra X1. [Online]. Available: http://www.nvidia.com/object/tegra-x1-processor.html
19. Compute Cores. Whitepaper, AMD, 2014. [Online]. Available: https://www.amd.com/Documents/Compute-Cores-Whitepaper.pdf
20. Intel Corporation. (2015) The compute architecture of Intel processor graphics Gen9. [Online]. Available: https://software.intel.com/sites/default/files/managed/c5/9a/The-Compute-Architecture-of-Intel-Processor-Graphics-Gen9-v1d0.pdf
21. Qualcomm. (2013) Snapdragon S4 processors: System on chip solutions for a new mobile age. Whitepaper. [Online]. Available: https://www.qualcomm.com/documents/snapdragon-s4-processorssystem-chip-solutions-new-mobile-age
22. Exynos 5. Whitepaper, Samsung, 2012. [Online]. Available: http://www.samsung.com/global/business/semiconductor/minisite/Exynos/data/Enjoy-the-Ultimate-WQXGA-Solution-with-Exynos-5-Dual-WP.pdf
23. L. Lamport, "How to make a multiprocessor computer that correctly executes multiprocess programs," IEEE Trans. Comput., vol. 28, no. 9, pp. 690-691, Sep. 1979.
24. S. Owens, S. Sarkar, and P. Sewell, "A better x86 memory model: X86-TSO," in 22Nd International Conference on Theorem Proving in Higher Order Logics (TPHOLs), 2009, pp. 391-407.
25. S. V. Adve and K. Gharachorloo, "Shared memory consistency models: A tutorial," Computer, vol. 29, no. 12, pp. 66-76, Dec. 1996.
26. J. Goodacre and A. N. Sloss, "Parallelism and the ARM instruction set architecture," Computer, vol. 38, no. 7, pp. 42-50, Jul. 2005.
27. B. A. Hechtman and D. J. Sorin, "Exploring memory consistency for massively-threaded throughput-oriented processors," in 40th International Symposium on Computer Architecture (ISCA), 2013, pp. 201-212.
28. GNC Architecture. Whitepaper, AMD, 2012. [Online]. Available: https://www.amd.com/Documents/GCNArchitecture whitepaper.pdf
29. J. Power, A. Basu, J. Gu, S. Puthoor, B. M. Beckmann, M. D. Hill, S. K. Reinhardt, and D. A. Wood, "Heterogeneous system coherence for integrated CPU-GPU systems," in 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), 2013, pp. 457-467.
30. M. K. Qureshi, A. Jaleel, Y. N. Patt, S. C. Steely, and J. Emer, "Adaptive insertion policies for high performance caching," in 34th International Symposium on Computer Architecture (ISCA), 2007, pp. 381-391.
31. J. Power, J. Hestness, M. S. Orr, M. D. Hill, and D. A. Wood, "gem5-gpu: A heterogeneous CPU-GPU simulator," IEEE Computer Architecture Letters, vol. 14, no. 1, pp. 34-36, Jan. 2015.
32. N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood, "The gem5 simulator," SIGARCH Comput. Archit. News, vol. 39, no. 2, pp. 1-7, Aug. 2011.
33. A. Bakhoda, G. Yuan, W. Fung, H. Wong, and T. Aamodt, "Analyzing CUDA workloads using a detailed GPU simulator," in International Symposium on Performance Analysis of Systems and Software, 2009.
34. N. Agarwal, T. Krishna, L. S. Peh, and N. K. Jha, "GARNET: A detailed on-chip network model inside a full-system simulator," in International Symposium on Performance Analysis of Systems and Software, 2009.
35. N. Muralimanohar and R. Balasubramonian, "Cacti 6.0: A tool to understand large caches," 2007.
36. S. Che, M. Boyer, J. Meng, D. Tarjan, J. Sheaffer, S.-H. Lee, and K. Skadron, "Rodinia: A benchmark suite for heterogeneous computing," in International Symposium on Workload Characterization, Oct. 2009.
37. P. Mistry, Y. Ukidave, D. Schaa, and D. Kaeli, "Valar: A benchmark suite to study the dynamic behavior of heterogeneous systems," in Proceedings of the 6th Workshop on General Purpose Processor Using Graphics Processing Units (GPGPU-6). ACM, 2013, pp. 54-65.
38. W.-M. Hwu, Heterogeneous System Architecture: A new compute platform infrastructure. Morgan Kaufmann, 2015.
39. University of Rome "La Sapienza", "9th DIMACS Implementation Challenge," 2014, http://www.dis.uniroma1.it/challenge9/index.shtml.
40. J. Gómez Luna, L.-W. Chang, I.-J. Sung, W.-M. Hwu, and N. Guil, "In-place data sliding algorithms for many-core architectures," in 44th International Conference on Parallel Processing (ICPP), Sep. 2015.
41. AMD, "AMD accelerated parallel processing (APP) software development kit (SDK) 3.0," http://developer.amd.com/tools-and-sdks/openclzone/amd-accelerated-parallel-processing-app-sdk/, 2016.
42. J. Gómez-Luna, J. M. González-Linares, J. I. Benavides, and N. Guil, "An optimized approach to histogram computation on GPU," Machine Vision and Applications, vol. 24, no. 5, pp. 899-908, 2013.
43. J. Gómez-Luna, H. Endt, W. Stechele, J. M. González-Linares, J. I. Benavides, and N. Guil, "Egomotion compensation and moving objects detection algorithm on GPU," in Applications, Tools and Techniques on the Road to Exascale Computing, ser. Advances in Parallel Computing, vol. 22. IOS Press, 2011, pp. 183-190.
44. Intel Corporation. (2013) Products (formerly Haswell). [Online]. Available: http://ark.intel.com/products/codename/42174/Haswell
45. S. Che, J. W. Sheaffer, M. Boyer, L. G. Szafaryn, L. Wang, and K. Skadron, "A characterization of the Rodinia benchmark suite with comparison to contemporary CMP workloads," in IEEE International Symposium on Workload Characterization (IISWC), Dec. 2010.