A better x86 memory model: X86-TSO

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5674 LNCS, Issue , 2009, Pages 391-407

  Owens, Scott ^a   Sarkar, Susmit ^a   Sewell, Peter ^a  

^a UNIVERSITY OF CAMBRIDGE   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURE SPECIFICATION; AXIOMATIC MODELS; MEMORY MODELS; OPERATIONAL MODEL; REAL PROCESSORS; TEST PROGRAM;

PROBLEM SOLVING;

THEOREM PROVING;

EID: 70350341656     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-03359-9_27     Document Type: Conference Paper

References (23)

1. AMD64 Architecture Programmer's Manual (3 vols). Advanced Micro Devices, rev. 3.14 (September 2007)
2. Intel 64 and IA-32 Architectures Software Developer's Manual (5 vols). Intel Corporation, rev. 29 (November 2008)
3. Adve, S., Gharachorloo, K.: Shared memory consistency models: A tutorial. IEEE Computer 29(12), 66-76 (1996)
4. Ahamad, M., Neiger, G., Burns, J., Kohli, P., Hutto, P.: Causal memory: Definitions, implementation, and programming. Distributed Computing 9(1), 37-49 (1995)
5. Aspinall, D., Ševčík, J.: Formalising Java's data race free guarantee. In: Schneider, K., Brandt, J. (eds.) TPHOLs 2007. LNCS, vol. 4732, pp. 22-37. Springer, Heidelberg (2007)
6. Boehm, H.-J., Adve, S.: Foundations of the C++ concurrency memory model. In: Proc. PLDI (2008)
7. Boudol, G., Petri, G.: Relaxed memory models: an operational approach. In: Proc. POPL, pp. 392-403 (2009)
8. Burckhardt, S., Musuvathi, M.: Effective program verification for relaxed memory models. Technical Report MSR-TR-2008-12, Microsoft Research (2008);
9. Gupta, A., Malik, S. (eds.) CAV 2008. LNCS, vol. 5123, pp. 107-120. Springer, Heidelberg (2008)
10. Dice, D.: Java memory model concerns on Intel and AMD systems (January 2008), http://blogs.sun.com/dave/entry/java-memory-model-concerns-on
11. Hangal, S., Vahia, D., Manovit, C., Lu, J.-Y.J., Narayanan, S.: TSOtool: A program for verifying memory systems using the memory consistency model. In: Proc. ISCA, pp. 114-123 (2004)
12. The HOL 4 system, http://hol.sourceforge.net/
13. Intel. Intel 64 architecture memory ordering white paper. SKU 318147-001 (2007)
14. Higham, L., Kawash, J., Verwaal, N.: Defining and comparing memory consistency models. PDCS, Full version as TR #98/612/03, U. Calgary (1997)
15. Loewenstein, P.: Personal communication (November 2008)
16. Loewenstein, P.N., Chaudhry, S., Cypher, R., Manovit, C.: Multiprocessor memory model verification. In: Proc. AFM (Automated Formal Methods), FLoC workshop (August 2006), http://fm.csl.sri.com/AFM06/
17. Owens, S., Sarkar, S., Sewell, P.: A better x86 memory model: x86-TSO (extended version). Technical Report UCAM-CL-TR-745, Univ. of Cambridge (2009), Supporting material at, www.cl.cam.ac.uk/users/pes20/weakmemory/
18. Roy, A., Zeisset, S., Fleckenstein, C.J., Huang, J.C.: Fast and generalized polynomial time memory consistency verification. In: Ball, T., Jones, R.B. (eds.) CAV 2006. LNCS, vol. 4144, pp. 503-516. Springer, Heidelberg (2006)
19. Saraswat, V., Jagadeesan, R., Michael, M., von Praun, C.: A theory of memory models. In: Proc. PPoPP (2007)
20. Sarkar, S., Sewell, P., Zappa Nardelli, F., Owens, S., Ridge, T., Braibant, T., Myreen, M., Alglave, J.: The semantics of x86-CC multiprocessor machine code. In: Proc. POPL 2009 (January 2009)
21. Sindhu, P.S., Frailong, J.-M., Cekleov, M.: Formal specification of memory models. In: Scalable Shared Memory Multiprocessors, pp. 25-42. Kluwer, Dordrecht (1991)
22. SPARC International, Inc. The SPARC architecture manual, v. 8. Revision SAV080SI9308 (1992), http://www.sparc.org/standards/V8.pdf
23. Yang, Y., Gopalakrishnan, G., Lindstrom, G., Slind, K.: Nemos: A framework for axiomatic and executable specifications of memory consistency models. In: IPDPS (2004)