In-place data sliding algorithms for many-core architectures

Proceedings of the International Conference on Parallel Processing

Volumn 2015-December, Issue , 2015, Pages 210-219

  Luna, Juan Gómez ^a   Chang, Li Wen ^b   Sung, I Jui ^c   Hwu, Wen Mei ^b   Guil, Nicolás ^d  

^a UNIVERSITY OF CÓRDOBA   (Spain)

^b UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^c MulticoreWare Inc   (United States)

^d UNIVERSITY OF MÁLAGA   (Spain)

Author keywords

In place; Relational algebra; Stream compaction

Indexed keywords

ALGEBRA; ALGORITHMS; COMPACTION; MEMORY ARCHITECTURE; PROGRAM PROCESSORS;

BULK SYNCHRONOUS PARALLEL MODEL; DATA MANIPULATIONS; DATA MOVEMENTS; MANY-CORE ARCHITECTURE; MEMORY REQUIREMENTS; ON-BOARD MEMORY; RELATIONAL ALGEBRA; STATE OF THE ART;

COMPUTER ARCHITECTURE;

EID: 84976501593     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2015.30     Document Type: Conference Paper

References (23)

1. A. Cano, A. Zafra, and S. Ventura, "Speeding up the evaluation phase of GP classification algorithms on GPUs, " Soft Computing, vol. 16, no. 2, pp. 187-202, 2012.
2. S. Venkatasubramanian and R. W. Vuduc, "Tuned and wildly asynchronous stencil kernels for hybrid CPU/GPU systems, " in Proceedings of the 23rd International Conference on Supercomputing, 2009, pp. 244-255.
3. G. Diamos, H. Wu, J. Wang, A. Lele, and S. Yalamanchili, "Relational algorithms for multi-bulk-synchronous processors, " in Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2013, pp. 301-302.
4. I. Saeed, J. Young, and S. Yalamanchili, "A portable benchmark suite for highly parallel data intensive query processing, " in Proceedings of the 2nd Workshop on Parallel Programming for Analytics Applications, 2015, pp. 31-38.
5. C. Lauterbach, M. Garland, S. Sengupta, D. Luebke, and D. Manocha, "Fast BVH construction on GPUs, " Computer Graphics Forum, vol. 28, no. 2, 2009.
6. D. Roger, U. Assarsson, and N. Holzschuch, "Whitted raytracing for dynamic scenes using a ray-space hierarchy on the GPU, " in Proceedings of the 18th Eurographics Conference on Rendering Techniques, 2007, pp. 99-110.
7. J. Gómez-Luna, J. M. González-Linares, J. Ignacio Benavides, E. L. Zapata, and N. Guil, "Load balancing versus occupancy maximization on graphics processing units: The generalized hough transform as a case study, " International Journal of High Performance Computing Applications, vol. 25, no. 2, pp. 205-222, 2011.
8. J. Stratton, C. Rodrigues, I.-J. Sung, L.-W. Chang, N. Anssari, G. Liu, W.-M. Hwu, and N. Obeid, "Algorithm and data optimization techniques for scaling to massively threaded systems, " Computer, vol. 45, no. 8, pp. 26-32, 2012.
9. B. Catanzaro, A. Keller, and M. Garland, "A decomposition for in-place matrix transposition, " in Proceedings of the 19th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2014, pp. 193-206.
10. J. Gómez-Luna, I. Sung, L.-W. Chang, J. González-Linares, N. Guil, and W.-M. W. Hwu, "In-place matrix transposition on GPUs, " Parallel and Distributed Systems, IEEE Transactions on, vol. PP, no. 99, pp. 1-1, 2015.
11. I.-J. Sung, "Data layout transformation through in-place transposition, " Ph. D. dissertation, University of Illinois at Urbana-Champaign, Department of Electrical and Computer Engineering, 2013.
12. N. Bell and J. Hoberock, "Thrust: A productivity-oriented library for CUDA, " GPU Computing Gems: Jade Edition, 2012.
13. M. Dow, "Transposing a matrix on a vector computer, " Parallel Computing, vol. 21, no. 12, pp. 1997-2005, 1995.
14. S. Yan, G. Long, and Y. Zhang, "StreamScan: Fast scan algorithms for GPUs without global barrier synchronization, " in Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2013, pp. 229-238.
15. L.-W. Chang, "Scalable parallel tridiagonal algorithms with diagonal pivoting and their optimization for many-core architectures, " Master's thesis, University of Illinois at Urbana-Champaign, Department of Electrical and Computer Engineering, 2014.
16. Y. Dotsenko, N. K. Govindaraju, P.-P. Sloan, C. Boyd, and J. Manferdelli, "Fast scan algorithms on graphics processors, " in Proceedings of the 22nd Annual International Conference on Supercomputing, 2008, pp. 205-213.
17. M. Harris, "Optimizing parallel reduction in CUDA, " in NVIDIA CUDA SDK. NVIDIA, 2007.
18. G. E. Blelloch, "Prefix sums and their applications, " Carnegie Mellon University, Technical Report CMU-CS-90-190, 1990.
19. M. Harris and M. Garland, "Optimizing parallel prefix operations for the Fermi architecture, " GPU Computing Gems: Jade Edition, 2012.
20. Julien Demouth, "Kepler shuffle: Tips and tricks, " in GPU Technology Conference, 2013.
21. H.-S. Kim, I. El Hajj, J. Stratton, S. Lumetta, and W.-M. Hwu, "Locality-centric thread scheduling for bulk-synchronous programming models on CPU architectures, " in Proceedings of the 13th Annual IEEE/ACM International Symposium on Code Generation and Optimization, 2015, pp. 257-268.
22. Andrew Adinetz, "CUDA Pro Tip: Optimized Filtering with Warp-Aggregated Atomics, " 2014, http: //devblogs. nvidia. com/parallelforall/ CUDA-pro-tip-optimized-filtering-warp-aggregated-atomics/.
23. S. Xiao and W.-c. Feng, "Inter-block GPU communication via fast barrier synchronization, " in Parallel Distributed Processing, 2010 IEEE International Symposium on, 2010, pp. 1-12.