Observations and opportunities in architecting shared virtual memory for heterogeneous systems

ISPASS 2016 - International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2016, Pages 161-171

  Vesely, Jan ^a,b   Basu, Arkaprava ^a   Oskin, Mark ^a   Loh, Gabriel H ^a   Bhattacharjee, Abhishek ^b  

^a ADVANCED MICRO DEVICES   (United States)

^b RUTGERS UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; DISTRIBUTED COMPUTER SYSTEMS; HARDWARE-SOFTWARE CODESIGN; PROGRAM PROCESSORS;

ADDRESS TRANSLATION; EFFICIENT IMPLEMENTATION; HETEROGENEOUS SYSTEMS; MEASUREMENT STUDY; MEMORY ACCESS; MEMORY HIERARCHY; RESEARCH OPPORTUNITIES; SHARED VIRTUAL MEMORY;

COMPUTER HARDWARE;

EID: 84978696591     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2016.7482091     Document Type: Conference Paper

References (27)

1. N. Agarwal, D. Nellans, M. O'Connor, S. W. Keckler, and T. W. Wenisch, "Unlocking bandwidth for GPUs in CC-NUMA systems," presented at the International Symposium on High Performance Computer Architecture (HPCA), 2015.
2. K. Atasu, F. Doerfler, J. van Lunteren, and C. Hagleitner, "Hardware-Accelerated Regular Expression Matching with Overlap Handling on IBM PowerEN Processor," in 2013 IEEE 27th International Symposium on Parallel Distributed Processing (IPDPS), 2013, pp. 1254-1265.
3. T. W. Barr, A. L. Cox, and S. Rixner, "SpecTLB: A Mechanism for Speculative Address Translation," in Proceedings of the 38th Annual International Symposium on Computer Architecture, New York, NY, USA, 2011, pp. 307-318. Available: http://doi.acm.org/10.1145/2000064.2000101
4. T. W. Barr, A. L. Cox, and S. Rixner, "Translation Caching: Skip, Don'T Walk (the Page Table)," in Proceedings of the 37th Annual International Symposium on Computer Architecture, New York, NY, USA, 2010, pp. 48-59. Available: http://doi.acm.org/10.1145/1815961.1815970
5. A. Basu, J. Gandhi, J. Chang, M. D. Hill, and M. M. Swift, "Efficient Virtual Memory for Big Memory Servers," in Proceedings of the 40th Annual International Symposium on Computer Architecture, New York, NY, USA, 2013, pp. 237-248. Available: http://doi.acm.org/10.1145/2485922.2485943
6. R. Bhargava, B. Serebrin, F. Spadini, and S. Manne, "Accelerating Two-dimensional Page Walks for Virtualized Systems," in Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems, New York, NY, USA, 2008, pp. 26-35. Available: http://doi.acm.org/10.1145/1346281.1346286
7. A. Bhattacharjee, "Large-reach Memory Management Unit Caches," in Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, New York, NY, USA, 2013, pp. 383-394. Available: http://doi.acm.org/10.1145/2540708.2540741
8. A. Bhattacharjee, D. Lustig, and M. Martonosi, "Shared Last-level TLBs for Chip Multiprocessors," in Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, Washington, DC, USA, 2011, pp. 62-63. Available: http://dl.acm.org/citation.cfm?id=2014698.2014896
9. Y. Du, M. Zhou, B. R. Childers, D. Mosse, and R. Melhem, "Supporting superpages in non-contiguous physical memory," in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), 2015, pp. 223-234.
10. J. Gandhi, A. Basu, M. D. Hill, and M. M. Swift, "Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks," in Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, Washington, DC, USA, 2014, pp. 178-189. Available: http://dx.doi.org/10.1109/MICRO.2014.37
11. J. Goodacre, "The Evolution of the ARM Architecture Towards Big Data and the Data-centre (Abstract Only)," in Proceedings of the 8th Workshop on Virtualization in High-Performance Cloud Computing, New York, NY, USA, 2013, pp. 4:1-4:1. Available: http://doi.acm.org/10.1145/2535800.2535921
12. Intel Quick Assist Technology, "Integrated Cryptographic and Compression Accelerators on Intel® Architecture Platforms.". Available: http://www.intel. com/content/dam/www/public/us/en/documents/solution-briefs/integrated-cryptographic-compression-accelerators-brief.pdf
13. V. Karakostas, J. Gandhi, F. Ayar, A. Cristal, M. D. Hill, K. S. McKinley, M. Nemirovsky, M. M. Swift, and O. Ünsal, "Redundant Memory Mappings for Fast Access to Large Memories," in Proceedings of the 42Nd Annual International Symposium on Computer Architecture, New York, NY, USA, 2015, pp. 66-78. Available: http://doi.acm.org/10.1145/2749469.2749471
14. O. Kocberber, B. Grot, J. Picorel, B. Falsafi, K. Lim, and P. Ranganathan, "Meet the Walkers: Accelerating Index Traversals for In-memory Databases," in Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, New York, NY, USA, 2013, pp. 468-479. Available: http://doi.acm.org/10.1145/2540708.2540748
15. M.-M. Papadopoulou, X. Tong, A. Seznec, and A. Moshovos, "Prediction-based superpage-friendly TLB designs," in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), 2015, pp. 210-222.
16. H. K. T. Paul Stewart Crozier, "Improving performance via mini-applications," 2009.
17. PCI Express, "Address Translation Services.". Available: http://composter.com.ua/documents/ ats-r1.1-26Jan09.pdf
18. B. Pham, A. Bhattacharjee, Y. Eckert, and G. H. Loh, "Increasing TLB reach by exploiting clustering in page translations," in 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA), 2014, pp. 558-567.
19. B. Pham, V. Vaidyanathan, A. Jaleel, and A. Bhattacharjee, "CoLT: Coalesced Large-Reach TLBs," in Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, Washington, DC, USA, 2012, pp. 258-269. Available: http://dx.doi.org/10.1109/MICRO.2012.32
20. B. Pham, J. vesely, G. Loh, and A. Bhattacharjee, "Large Pages and Lightweight Memory Management in Virtualized Environments: Can You Have it Both Ways," presented at the IEEE/ACM International Symposium on Microarchitecture (MICRO), 2015.
21. B. Pichai, L. Hsu, and A. Bhattacharjee, "Architectural Support for Address Translation on GPUs: Designing Memory Management Units for CPU/GPUs with Unified Address Spaces," in Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems, New York, NY, USA, 2014, pp. 743-758. Available: http://doi.acm.org/10.1145/2541940.2541942
22. J. Power, M. D. Hill, and D. A. Wood, "Supporting x86-64 address translation for 100s of GPU lanes," in 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA), 2014, pp. 568-578.
23. Y. Sophia Shao, S. Xi, V. Srinivasan, G.-Y. Wei, and D. Brooks, "Towards Cache-Friendly Hardware Accelerators," in HPCA Sensors and Cloud Architectures Workshop (SCAW), 2015. Available: http://www.eecs.harvard.edu/~shao/papers/shao2015-scaw.pdf
24. J. Stuecheli, B. Blaner, C. R. Johns, and M. S. Siegel, "CAPI: A Coherent Accelerator Processor Interface," IBM J. Res. Dev., vol. 59, no. 1, pp. 7:1-7:7, Jan. 2015.
25. C. Villavieja, V. Karakostas, L. Vilanova, Y. Etsion, A. Ramirez, A. Mendelson, N. Navarro, A. Cristal, and O. S. Unsal, "DiDi: Mitigating the Performance Impact of TLB Shootdowns Using a Shared TLB Directory," in 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), 2011, pp. 340-349.
26. "HSA Foundation.". Available: http://www.hsafoundation. com/
27. "PCI Express.". Available: https://en.wikipedia. org/wiki/PCI-Express