Tiny Instruction Caches For Low Power Embedded Systems

ACM Transactions on Embedded Computing Systems

Volumn 2, Issue 4, 2003, Pages 449-481

  Gordon Ross, Ann ^a   Cotterell, Susan ^a   Vahid, Frank ^b  

^a University of California Riverside   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

architecture tuning; Design; embedded systems; filter cache; fixed program; instruction cache; Loop cache; low energy; low power

Indexed keywords

EID: 84966499492     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/950162.950163     Document Type: Article

References (25)

1. Aghaghiri, Y., Fallah, F., Pedram, M., 2001. Irredundant address bus encoding for low power. International Symposium on Low Power Electronics and Design, 82-87.
2. Albonesi, D. H., 2000. Selective cache ways: On-demand cache resource allocation. Journal of Instruction Level Parallelism. Artisan.
3. Bajwa, R. S., Hiraki, M., Kojima, H., Gorney, D., Nitta, K., Shridhar, A., Seki, K., Sasaki, K., 1997. Instruction buffering to reduce power in processors for signal processing. IEEE Transactions on VLSI Systems, 417-424.
4. Bellas, N., Hajj, I., Polychronopoulos, C., Stamoulis, G., 1999. Energy and performance improvements in microprocessor design using a loop cache. In International Conference on Computer Design, 378-383.
5. Benini, L., Demicheli, G., Macii, E., Sciuto, D., Silvano, C., 1998. Address bus encoding techniques for system-level power optimization. In Design Automation and Test in Europe.
6. Brooks, D., Tiwari, V., Martonosi, M., 2000. Wattch: A framework for architectural-level power analysis and optimizations. In 27th Annual International Symposium on Computer Architecture.
7. Burger, D., Austin, T, Bennet, S., 1996. Evaluating future microprocessors: the simplescalar toolset. University of Wisconsin-Madison. Computer Science Department. Tech. Report CS-TR-1308.
8. Cotterell, S., Vahid, F., 2002. Synthesis of customized loop caches for core-based embedded systems. In International Conference on Computer Aided Design.
9. Govindarajan, S. C., Ramaswamy, G., Mehendale, M., 2001. Area and power reduction of embedded DSP systems using instruction compression and re-configurable encoding. In International Conference on Computer Aided Design.
10. Hasegawa, A., Kawasaki, I., Yamda, K., Yoshioka, S., Kawasaki, S., Biswas, P., 1995. SH3 high codes density, low power. IEEE Micro.
11. International, The, Technology Roadmap for Semiconductors (ITRS). Semiconductor Industry Association. 1999.
12. Ishihara, Y., Yasuura, H., 2000. A power reduction technique with object code merging for application specific embedded processors. In Design Automation and Test in Europe.
13. Jouppi, N., 1990. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In International Symposium on Computer Architecture, 364-373.
14. Kin, J., Gupta, M., Mangione-Smith, W., 1997. The filter cache: An energy efficient memory structure. In International Symposium on Microarchitecture, 184-193.
15. Lee, C., Potkonjak, M., Mangione-Smith, W. H., 1997. MediaBench: A tool for evaluating and synthesizing multimedia and communication systems. In Proceedings 30th Annual International Symposium on Microarchitecture.
16. Lee, L. H., Moyer, B., Arends, J., 1999b. Instruction fetch energy reduction using loop caches for embedded applications with small tight loops. In International Symposium On Low Power Electronics and Design.
17. Malik, A., Moyer, B., Cermak, D., 2000. A low power unified cache architecture providing power and performance flexibility. In International Symposium on Low Power Electronics and Design.
18. Moyer, B., Lee, L. H., Arends, J., 1999. Data processing system having a cache and method there of, US Patent number 5, 893, 142.
19. Segars, S., 2001. Low power design techniques for microprocessors. In IEEE International SolidState Circuits Conference.
20. Sias, J. W., Hunter, H. C., Hwu, W. W., 2001. Enhancing loop buffering of media and telecommunications applications using low-overhead predication, In Proc. of the 34th International Symposium on Microarchitecture.
21. Stan, M. R., Burleson, W. P., 1995. Bus-invert coding for low-power I/O. IEEE Transactions on Very Large Scale Integration Systems 3, 1, 49-58.
22. Sugumar, R., Abraham, S., 1991. Efficient simulation of multiple cache configurations using binomial trees. Technical Report CSE-TR-111-91, CSE Division, University of Michigan.
23. Villarreal, J., Lysecky, R., Cotterell, S., Vahid, F. n.d., Loop analysis of embedded applications. UC Riverside CS&E Technical Report UCR-CSE-01-03.
24. Villarreal, J., Suresh, D., Stitt, G., Vahid, F., Najjar, W., 2002. Improving software performance with configurable logic. Design Automation of Embedded Systems.
25. Wu, Z., Wolf, W., 1999. Iterative cache simulation of embedded CPUs with trace stripping. In International Conference on Hardware/Software Co-Design.