A noise generator for analog-to-digital converter testing

Proceedings - 15th Symposium on Integrated Circuits and Systems Design, SBCCI 2002

Volumn , Issue , 2002, Pages 135-140

  Flores, M G C ^a,b   Negreiros, M ^a,c   Carro, L ^a,b,c   Susin, A A ^a,b,c  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

^b Departamento de Engenharia Elétrica DELET   (Brazil)

^c PPGC   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC GENERATORS; RECONFIGURABLE HARDWARE; SYSTEMS ANALYSIS; TESTING; WHITE NOISE;

ANALOG TO DIGITAL CONVERTER TESTING; ANALOG TO DIGITAL CONVERTERS; ANALOG-TO-DIGITAL; ELECTRONIC SYSTEMS; EXCITATION SIGNALS; INNOVATIVE METHOD; INTEGRAL AND DIFFERENTIAL NON-LINEARITY; SPECTRAL RESPONSE;

ANALOG TO DIGITAL CONVERSION;

EID: 84965115026     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SBCCI.2002.1137649     Document Type: Conference Paper

References (21)

1. K. Arabi, B. Kaminska and J. Rzeszut.: "BIST for D/A and A/D Converters". IEEE Design and Test of Computers, pp.40-49, 1996.
2. M. F. Toner and G. W. Roberts: "A BIST Scheme for a SNR Test of a Sigma-Delta ADC". Proc. IEEE Int. Test Conf., pp.805-814, 1993.
3. P. Arpaia, A. C. Serra, P. Daponte and C. L. Monteiro: "ADC Testing based on IEEE1057-94 - Some Critical Notes". Proc. IEEE Instrumentation and Measurement Technology Conf., pp.119-124, 2000.
4. IEEE-std-1241 (draft). "Standards for Terminology and Test Methods for Analog-to Digital Converters". IEEE Standard Department, 1999.
5. S. Tilden, T. Linnenbrink and P. Green: "Overview of IEEE-STD-1241 - Standard for Terminology and Test Methods for Analog-to-Digital Converters". Proc. IEEE Instrumentation and Measurement Technology Conf., pp.1498-1503, 1999.
6. M. Renovell et al.: "Hardware Minimization for an Histogram-based ADC BIST". Proc. 18th IEEE VLSI Test Symposium, pp.247-252, 2000.
7. S. Max: "Testing High Speed High Accuracy Analog to Digital Converters Embedded in System on Chip". Proc. Int. Test Conf., pp.763-771, 1999.
8. S. K. Sunter and N. Nagi: "A Simplified Polynomial-Fitting Algorithm for DAC and ADC BIST". Proc. Int. Test Conf., pp.389-395, 1997.
9. J. Doernberg: "Full-Speed Testing of A/d Converters". IEEE Journal of Solid-State Circuits, pp.820-7, vol sc-19, no 6, 1984.
10. Z. Zhao and A. Ivanoz: "An Embedded Servo loop for Testing ADC Linearity". Proc. Int. Test Conf., pp.24-34, 2001.
11. F. Azaïs et al.: "Implementation of a Linear Histogram BIST for ADC". Proc. Int. Test Conf., pp.590-595, 2000.
12. S. Cherubal and A. Chatterjee: "Optimal INL/DNL Testing of A/D Converters Using Linear Model". Proc. Int. Test Conf., pp.358-366, 2000.
13. P. N. Variyam and V. Agrawal: "Mearuring Code Edges of ADCs Using Interpolation and Its Application to Offset and Gain Error Testing". Proc. Int. Test Conf., pp.349-357, 2000.
14. N. Csizmadia and A. J. E. M. Janssen: "Estimating the Integral Non-Linearity of AD-Converters via Frequency Domain." Proc. Int. Test Conf., pp.757-761, 1999.
15. B.N.S. Babu and H.B. Wollman: "Testing an ADC Linearized with Pseudorandom Dither." IEEE Transactions on Instrumentation and Measurement, vol 47, no4, pp. 839-848, 1998.
16. D. Bellan, A. Brandolini and A. Gandelli: "ADC Nonlinearities and Harmonic Distortion in FFT Test". Proc. Int. Test Conf., pp.1233-1238, 1998.
17. J. Mielke: "Frequency Domain Testing of ADCs". IEEE Design & Test of Computers, pp.64-69, 1996.
18. P. G. A. Jespers: "Integrated Converters - D to A and A to D Architectures, Analysis and Simulation", Oxford University Press, 2000.
19. E. O. Brigham: "The Fast Fourier Transform and Its Applications". Prentice Hall, First Edition, 1997.
20. S. Bernard et al.: "Efficient on-chip generator for linear histogram BIST of ADCs". Proc. IEEE Int. Mixed-Signal Testing Workshop, pp. 86-96, 2001.
21. F. Azaïs et al.: "Estimating Static Parameters of A-to-D Converters from Spectral Analysis". Proc. 3rd IEEE Latin-American Test Workshop, pp174-179, 2002.