Pointer cache assisted prefetching

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2002-January, Issue , 2002, Pages 62-73

  Collins, Jamison ^a   Sair, Suleyman ^a   Calder, Brad ^a   Tullsen, Dean M ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Accuracy; Computer science; Data engineering; Data structures; Delay; Electronic switching systems; Hardware; History; Prefetching; Yarn

Indexed keywords

CHAINS; COMPUTER ARCHITECTURE; COMPUTER SCIENCE; DATA STRUCTURES; HARDWARE; HISTORY; YARN;

ACCURACY; DATA ENGINEERING; DELAY; ELECTRONIC SWITCHING SYSTEMS; PREFETCHING;

COMPUTER HARDWARE;

EID: 84948959230     PISSN: 10724451     EISSN: None     Source Type: Journal    
DOI: 10.1109/MICRO.2002.1176239     Document Type: Article

References (28)

1. M. Annavaram, J. Patel, and E. Davidson. Data prefetching by dependence graph precomputation. In 28th Annual International Symposium on Computer Architecture, June 2001.
2. M. J. Charney and T. R. Puzak. Prefetching and memory system behavior of the spec95 benchmark suite. IBM Journal of Research and Development, 41(3), May 1997.
3. T. F. Chen and J. L. Baer. Effective hardware-based data prefetching for high performance processors. IEEE Transactions on Computers, 5(44):609-623, May 1995.
4. T. Chilimbi and M. Hirzel. Dynamic hot data stream prefetching for general-purpose programs. In Proceedings of the SIGPLAN' 02 Conference on Programming Language Design and Implementation, June 2002.
5. J. Collins, D. Tullsen, H. Wang, and J. Shen. Dynamic speculative precomputation. In 34th International Symposium on Microarchitecture, December 2001.
6. J. Collins, H. Wang, D. Tullsen, C. Hughes, Y. Lee, D. Lavery, and J. Shen. Speculative precomputation: Long-range prefetching of delinquent loads. In 28th Annual International Symposium on Computer Architecture, June 2001.
7. R. Cooksey, S. Jourdan, and D. Grunwald. A stateless, content-directed data prefetching mechanism. In Tenth International Conference on Architectural Support for Programming Languages and Operating Systems, October 2002.
8. K. Farkas, P. Chow, N. Jouppi, and Z. Vranesic. Memorysystem design considerations for dynamically-scheduled processors. In 24th Annual International Symposium on Computer Architecture, June 1997.
9. D. Joseph and D. Grunwald. Prefetching using markov predictors. In 24th Annual International Symposium on Computer Architecture, June 1997.
10. N. Jouppi. Improving direct-mapped cache performance by the addition of a small fully associative cache and prefetch buffers. In Proceedings of the 17th Annual International Symposium on Computer Architecture, May 1990.
11. M. Karlsson, F. Dahgren, and P. Stenstrom. A prefetching technique for irregular accesses to linked data structures. In Proceedings of the Sixth International Symposium on High-Performance Computer Architecture, January 2000.
12. C.-K. Luk and T. C. Mowry. Compiler based prefetching for recursive data structures. In Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, October 1996.
13. C. K. Luk. Tolerating memory latency through softwarecontrolled pre-execution in simultaneous multithreading processors. In 28th Annual International Symposium on Computer Architecture, June 2001.
14. A. Moshovos, D. Pnevmatikatos, and A. Baniasadi. Slice processors: An implementation of operation-based prediction. In International Conference on Supercomputing, June 2001.
15. T. C. Mowry, M. S. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. In Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOSV), October 1992.
16. A. Roth, A. Moshovos, and G. Sohi. Dependence based prefetching for linked data structures. In Eigth International Conference on Architectural Support for Programming Languages and Operating Systems, October 1998.
17. A. Roth and G. Sohi. Effective jump-pointer prefetching for linked data structures. In 26th Annual International Symposium on Computer Architecture, May 1999.
18. A. Roth and G. Sohi. Speculative data-driven multithreading. In Proceedings of the Seventh International Symposium on High-Performance Computer Architecture, January 2001.
19. A. Roth, C. B. Zilles, and G. S. Sohi. Micro-architectural miss/execute decoupling. In International Workshop on Memory access Decoupled Architectures and Related Issues, October 2000.
20. A. Seznec, S. Felix, V. Krishnan, and Y. Sazeides. Design tradeoffs for the alpha ev8 conditional branch predictor. In 29th Annual International Symposium on Computer Architecture, May 2002.
21. T. Sherwood, E. Perelman, and B. Calder. Basic block distribution analysis to find periodic behavior and simulation points in applications. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, September 2001.
22. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Tenth International Conference on Architectural Support for Programming Languages and Operating Systems, October 2002. http://www. cs. ucsd. edu/users/calder/simpoint/.
23. T. Sherwood, S. Sair, and B. Calder. Predictor-directed stream buffers. In 33rd International Symposium on Microarchitecture, December 2000.
24. Y. Song and M. Dubois. Assisted execution. Technical Report CENG 98-25, University of Southern California, October 1988.
25. D. M. Tullsen. Simulation and modeling of a simultaneous multithreading processor. In 22nd Annual Computer Measurement Group Conference, December 1996.
26. D. M. Tullsen, S. J. Eggers, J. Emer, H. M. Levy, J. Lo, and R. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In 23rd Annual International Symposium on Computer Architecture, pages 191-202, May 1996.
27. D. M. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In 22nd Annual International Symposium on Computer Architecture, June 1995.
28. C. Zilles and G. Sohi. Execution-based prediction using speculative slices. In 28th Annual International Symposium on Computer Architecture, June 2001.