Dependence Based Prefetching for Linked Data Structures

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 33, Issue 11, 1998, Pages 115-126

  Roth, Amir ^a   Moshovos, Andreas ^a   Sohi, Gurindar S ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0346339927     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/291006.291034     Document Type: Article

References (23)

1. J. Baer and T. Chen. An effective on-chip preloading scheme to reduce data access penalty. In Proceedings of the 1991 Conference on Supercomputing, pages 176-186, 1991.
2. D. Burger, T. Austin, and S. Bennett. Evaluating future microprocessors: The simplescalar toolset. Technical Report CS-TR-96-1308, University of Wisconsin-Madison, Jul. 1996.
3. T. Chen and J. Baer. A performance study of software and hardware prefetching techniques. In Proceedings of the 21st Annual International Symposium on Computer Architecture, pages 223-232, Apr. 1994.
4. T. Chen and J. Baer. Effective hardware based data prefetching for high performance processors. IEEE Transactions on Computers, 44:609-623, May. 1995.
5. T. Chilimbi, J. Larus, and M. Hill. Improving pointer-based codes through cache-concious data placement. Technical Report CS-TR-98-1365, University of Wisconsin, Madison, Mar. 1998.
6. G. Chrysos and J. Emer. Memory dependence prediction using store sets. In Proceedings of the 25th Annual International Symposium on Computer Architecture, pages 142-153, Jun. 1998.
7. J. Gonzalez and A. Gonzalez. Speculative execution via address prediction and data prefetching. In Proceedings of the 11th International Conference on Supercomputing, pages 196-203, Jun. 1997.
8. D. Joseph and D. Grunwald. Prefetching using markov predictors. In Proceedings of the 24th Annual International Symposium on Computer Architecture, pages 252-263, Jun. 1997.
9. N. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Proceedings of the 17th International Symposium on Computer Architecture, pages 364-373, Jul. 1990.
10. M. Lam. Software pipelining: an efficient scheduling technique for vliw machines. In Proceedings of the SIGPLAN'88 Conference on Programming Language Design and Implementation, pages 318-328, Jun. 1988.
11. M. Lipasti, W. Schmidt, S. Kunkel, and R. Roediger. Spaid: Software prefetching in pointer and call intensive environments. In Proceedings of the 28th Annual International Symposium on Microarchitecture, pages 231-236, Nov. 1995.
12. C.-K. Luk and T, Mowry. Compiler based prefetching for recursive data structures. In Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 222-233, Oct 1996.
13. K. McKinley, S. Carr, and C.-W. Tseng. Improving data locality with loop transformations. ACM Transactions on Programming Languages and Systems, 18(4):424-453, Jul. 1996.
14. S. Mehrotra and L. Harrison. Examination of a memory access classification scheme for pointer-intensive and numeric program. In Proceedings of the 10th International Conference on Supercomputing, pages 133-139, May 1996.
15. A. Moshovos, S. Breach, T. Vijaykumar, and G. Sohi. Dynamic speculation and synchronization of data dependences. In Proceedings of the 24th Annual International Symposium on Computer Architecture, pages 181-193, Jun. 1997.
16. A. Moshovos and G. Sohi. Streamlining inter-operation communication via data dependence prediction. In Proceeding of the 30th Annual Internation Symposium on Microarchitecture, pages 235-245, Dec. 1997.
17. T. Mowry, M. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 62-73, Oct. 1992.
18. S. Palacharla and J. Smith. Complexity-effective superscalar processors. In Proceedings of the 24th Annual International Symposium on Computer Architecture, pages 206-218, Jul. 1997.
19. S. Pinter and A. Yoaz. Tango: A hardware-based data prefetching technique for superscalar processors. In Proceedings of the 29th Annual International Symposium on Microarchitecture, pages 214-225, Dec. 1996.
20. A. Rogers, M. Carlisle, J. Reppy, and L. Hendren. Supporting dynamic data structures on distributed memory machines. ACM Transactions on Programming Languages and Systems, Mar. 1995.
21. A. Rogers and K. Li. Software support for speculative loads. In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 32-50, Oct. 1992.
22. J. Smith. Decoupled access/execute computer architecture. In Proceedings of the 9th Annual International Symposium on Computer Architecture, Jul. 1982.
23. G. Tyson and T. Austin. Improving the accuracy and performance of memory communication through renaming. In Proceeding of the 30th Annual Internation Symposium on Microarchitecture, pages 218-227, Dec. 1997.