Design tradeoffs for the Alpha EV8 conditional branch predictor

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2002, Pages 295-306

  Seznec, André ^a   Felix, Stephen ^b   Krishnan, Venkata ^e   Sazeides, Yiannakis ^e  

^a CAMPUS DE BEAULIEU   (France)

^b INTEL CORPORATION   (United States)

^c StarGen Inc   (United States)

^d UNIVERSITY OF CYPRUS   (Cyprus)

^e NONE

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER SIMULATION; MULTITASKING; OPTIMIZATION;

BRANCH PREDICTOR; MICROARCHITECTURE;

MICROPROCESSOR CHIPS;

EID: 0036290739     PISSN: 08847495     EISSN: None     Source Type: Journal    
DOI: 10.1109/ISCA.2002.1003587     Document Type: Article

References (28)

1. Next cache line and set prediction
2. Compaq chooses SMT for Alpha
3. The cascaded predictor: Economical and adaptive branch target prediction
4. The YAGS branch predictor
5. Control-flow speculation through value prediction for superscalar processors
6. Digital 21264 sets new standard
7. The effect of speculatively updating branch history on branch prediction accuracy, revisited
8. Improving branch predictors by correlating on data values
9. Branch prediction and simultaneous multithreading
10. Dynamic branch prediction with perceptrons
11. Dynamic history-length fitting: A third level of adaptivity for branch prediction
12. The bi-mode branch predictor
13. Trading conflict and capacity aliasing in conditional branch predictors
14. A case for two-way skewed-associative caches
15. Skewed associative caches
16. Multiple-block ahead branch predictors
17. Speculative updates of local and global branch history: A quantitative analysis
18. A study of branch prediction strategies
19. The agree predictor: A mechanism for reducing negative branch history interference
20. ATOM: A system for building customized program analysis tools
21. The influence of branch prediction table interference on branch prediction scheme performance
22. Simultaneous multithreading: Maximizing on-chip parallelism
23. Exploiting choice: Instruction fetch and issue on an implementable simultaneous MultiThreading processor
24. Alternative implementations of two-level adaptive branch prediction
25. A comparative analysis of schemes for correlated branch prediction