Modeling feedback bridging faults with non-zero resistance

Proceedings of the European Test Workshop

Volumn 2003-January, Issue , 2003, Pages 91-96

  Polian, I ^a   Engelke, P ^a   Renovell, M ^b   Becker, B ^a  

^a UNIVERSITY OF FREIBURG   (Germany)

^b LIRMM   (France)

Author keywords

Automatic test pattern generation; Benchmark testing; Bridge circuits; Bridges; Circuit faults; Circuit simulation; Circuit testing; Fault detection; Feedback loop; Signal resolution

Indexed keywords

AUTOMATIC TEST PATTERN GENERATION; BRIDGE CIRCUITS; BRIDGES; CIRCUIT SIMULATION; SIGNAL DETECTION;

BENCHMARK TESTING; CIRCUIT FAULTS; CIRCUIT TESTING; FEED-BACK LOOP; SIGNAL RESOLUTION;

FAULT DETECTION;

EID: 84942843933     PISSN: 15301877     EISSN: 15581780     Source Type: Conference Proceeding    
DOI: 10.1109/ETW.2003.1231674     Document Type: Conference Paper

References (22)

1. R. Rodríguez-Montañés, E.M.J.G. Bruls, and J. Figueras. Bridging defects resistance measurements in a CMOS process. In Int'l Test Conf., pages 892-899, 1992.
2. F.J. Ferguson and T. Larrabee. Test pattern generation for realistic bridge fault in CMOS ICs. In Int'l Test Conf., pages 492-499, 1991.
3. F. Joel Ferguson and J. Shen. Extraction and simulation of realistic CMOS faults using inductive fault analysis. In Int'l Test Conf., pages 475-484, 1988.
4. P.C. Maxwell and R.C. Aitken. Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds. In Int'l Test Conf., pages 63-72, 1993.
5. S.D. Millman and Sir J.P. Garvey. An accurate bridging fault test pattern generator. In Int'l Test Conf., pages 411-418, 1991.
6. J. Rearick and J.H. Patel. Fast and Accurate CMOS Bridging Fault Simulation. In Int'l Test Conf., pages 54-62, 1993.
7. I. Polian, P. Engelke, and B. Becker. Efficient bridging fault simulation of sequential circuits based on multi-valued logics. In Int'l Symp. on Multi-Valued Logic, pages 216-222, 2002.
8. H. Hao and E.J. McCluskey. Resistive shorts within CMOS gates. In Int'l Test Conf., pages 292-301, 1991.
9. M. Renovell, P. Huc, and Y. Bertrand. CMOS bridge fault modeling. In VLSI Test Symp., pages 392-397, 1994.
10. M. Renovell, P. Huc, and Y. Bertrand. The concept of resistance interval: A new parametric model for resistive bridging fault. In VLSI Test Symp., pages 184-189, 1995.
11. M. Renovell, F. Azaïs, and Y. Bertrand. Detection of defects using fault model oriented test sequences. Jour. of Electronic Testing: Theory and Applications, 14:13-22, 1999.
12. V. Sar-Dessai and D.M.H. Walker. Accurate fault modeling and fault simulation of resistive bridges. In Int. Symp. Defect and Fault Tolerance in VLSI Systems, pages 102-107, 1998.
13. V. Sar-Dessai and D.M.H. Walker. Resistive Bridge Fault Modeling, Simulation and Test Generation. In Int'l Test Conf., pages 596-605, 1999.
14. C. Lee and D. M. H. Walker. PROBE: A PPSFP simulator for resistive bridging faults. In VLSI Test Symp., pages 105-110, 2000.
15. T. Maeda and K. Kinoshita. Precise test generation for resistive bridging faults of CMOS combinational circuits. In Int'l Test Conf., pages 510-519, 2000.
16. Kenyon C. Y. Mei. Bridging and stuck-at faults. IEEE Trans. on Comp., C-23(7):720-727, July 1974.
17. S. Xu and S.Y.H. Su. Testing feedback briging faults among internal, input and output lines by two patterns. In Int'l Conf. on Circuits and Computers, pages 214-217, 1982.
18. M. Abramovici and P.R. Menon. A practical approach to fault simulation and test generation for bridging faults. IEEE Trans. on Comp., C-34(7):658-663, July 1983.
19. P. Dahlgren. Switch-level bridging fault simulation in the presence of feedbacks. In Int'l Test Conf., pages 363-371, 1998.
20. Y.K. Malaiya, A.P. Jayasumana, and R. Rajsuman. A detailed examination of bridging faults. In Int'l Conf. on Comp. Design, pages 78-81, 1986.
21. B. Chess and T. Larrabee. Logic testing of bridging faults in CMOS integrated circuits. IEEE Trans. on Comp., 47(3):338-345, March 1998.
22. M. Favalli and M. Dalpasso. Bridging fault modeling and simulation for deep submicron CMOS ICs. IEEE Trans. on CAD, 21(8):941-953, August 2002.