A survey of neural front end amplifiers and their requirements toward practical neural interfaces

Journal of Low Power Electronics and Applications

Volumn 4, Issue 4, 2014, Pages 268-291

  Bharucha, Eric ^a   Sepehrian, Hassan ^a   Gosselin, Benoit ^a  

^a UNIVERSITÉ LAVAL   (Canada)

Author keywords

Analog front end; Low noise; Neural amplifier; Neural recording; Review

Indexed keywords

EID: 84922219213     PISSN: None     EISSN: 20799268     Source Type: Journal    
DOI: 10.3390/jlpea4040268     Document Type: Review

References (84)

1. Jochum, T.; Denison, T.; Wolf, P. Integrated circuit amplifiers for multi-electrode intracortical recording. J. Neural Eng. 2009, 6, doi:10.1088/1741-2560/6/1/012001.
2. Shepherd, G.M. Neurobiology, 2nd ed.; Oxford University Press: New York, NY, USA, 1988.
3. Majidzadeh, V. A Micropower Neural Recording Amplifier with Improved Noise Efficiency Factor. In Proceedings of the European Conference on Circuit Theory and Design, Antalya, Turkey, 23–27 August 2009; pp. 319–322.
4. Ruiz-Amaya, J. A Review of Low-Noise Amplifiers for Neural Applications. In Proceedings of the 2nd Circuits and Systems for Medical and Environmental Applications Workshop (CASME’10), Merida, Mexico, 13–15 December 2010.
5. Krasteva, V.; Papazov, S. Estimation of current density distribution under electrodes for external defibrillation. BioMed. Eng. OnLine 2002, 1, doi:10.1186/1475-925X-1-7.
6. Ackermann, D.M.; Bhadra, N.; Foldes, E.L.; Wang, X.F.; Kilgore, K.L. Effect of nerve cuff electrode geometry on onset response firing in high-frequency nerve conduction Block. IEEE Trans. Biomed. Circuits Syst. 2010, 18, 658–665.
7. Ackermann, D.M.; Foldes, E.L.; Bhadra, N.; Kilgore, K.L. Electrode Design for High Frequency Block: Effect of Bipolar Separation on Block Thresholds and the Onset Response. In Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC’09), Minneapolis, MN, USA, 3–6 September 2009; pp. 654–657.
8. Agnew, W.F.; McCreery, D.B. Neural Prostheses: Fundamental Studies; Prentice Hall: Englewood Cliffs, NJ, USA, 1990.
9. Baker, R.J. CMOS: Circuit Design, Layout, and Simulation; Wiley: Hoboken, NJ, USA, 2011.
10. Steyaert, M.S.J.; Sansen, W.M.C. A micropower low-noise monolithic instrumentation amplifier for medical purposes. IEEE J. Solid State Circuits 1987, 22, 1163–1168.
11. Majidzadeh, V.; Schmid, A.; Leblebici, Y. Energy efficient low-noise neural recording amplifier with enhanced noise efficiency factor. IEEE Trans. Biomed. Circuits Syst. 2011, 5, 262–271.
12. Harrison, R.R.; Charles, C. A low-power low-noise CMOS amplifier for neural recording applications. IEEE J. Solid Stare Circuits 2003, 38, 958–965.
13. British Standards Institution. Active Implantable Medical Devices. General Requirements For Safety, Marking and Information to Be Provided by the Manufacturer; British Adopted European Standard, B. EN45502–1:1998; BSI: London, UK, 1998.
14. Seese, T.M.; Harasaki, H.; Saidel, G.M.; Davies, C.R. Characterization of tissue morphology, angiogenesis, and temperature in the adaptive response of muscle tissue to chronic heating. Lab. Investig. 1998, 78, 1553.
15. IEEE. IEEE Standard for Safety Levels With Respect to Human Exposure to Radio Frequency Electromagnetic Fields, 3 kHz to 300 GHz; IEEE Std C95.1–2005 (Revision of IEEE Std C95.1–1991); IEEE: Piscataway, NJ, USA, 2006; pp. 1–238.
16. Silay, K.M.; Dehollain, C.; Declercq, M. Numerical Analysis of Temperature Elevation in the Head Due to Power Dissipation in a Cortical Implant. In Proceedings of the 30th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC’08), Vancouver, BC, USA, 20–25 August 2008; pp. 951–956.
17. Al-Ashmouny, K.; Sun-Il, C.; Euisik, Y. A 4 mW/Ch Analog Front-End Module with Moderate Inversion and Power-Scalable Sampling Operation for 3-D Neural Microsystems. In Proceedings of the IEEE Biomedical Circuits and Systems Conference (BioCAS'11), San Diego, CA, USA, 10–12 November 2011; pp. 1–4.
18. Olsson, R.H.; Wise, K.D. A three-dimensional neural recording microsystem with implantable data compression circuitry. IEEE J. Solid State Circuits 2005, 40, 2796–2804.
19. Urs, F. An 11k-Electrode 126-Channel High-Density Microelectrode Electrode to Interact with Electrogenic Cells. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC’07), San Francisco, CA, USA, 11–15 February 2007; pp. 158–593.
20. Shahrokhi, F.; Abdelhalim, K.; Serletis, D.; Carlen, P.L.; Genov, R. The 128-channel fully differential digital integrated neural recording and stimulation interface. IEEE Trans. Biomed. Circuits Syst. 2010, 4, 149–161.
21. Zhang, F.; Holleman, J.; Otis, B.P. Design of ultra-low power biopotential amplifiers for biosignal acquisition applications. IEEE Trans. Biomed. Circuits Syst. 2012, 6, 344–355.
22. Saberhosseini, S.S.; Zabihian, A.; Sodagar, A.M. Low-Noise OTA for Neural Amplifying Applications. In Proceedings of the 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS’12), Playa del Carmen, Mexico, 14–17 March 2012; pp. 1–4.
23. Wattanapanitch, W.; Fee, M.; Sarpeshkar, R. An energy-efficient micropower neural recording amplifier. IEEE Trans. Biomed. Circuits Syst. 2007, 1, 136–147.
24. Chae, M.; Kim, J.; Liu, W. Fully-differential self-biased bio-potential amplifier. Electron. Lett. 2008, 44, 1390–1391.
25. Gosselin, B. Recent advances in neural recording microsystems. Sensors 2011, 11, 4572.
26. Qinwen, F.; Huijsing, J.H.; Makinwa, K.A. A 21 nV/ Hz−1/2 Chopper-Stabilized Multipath Current-Feedback Instrumentation Amplifier with 2 mV Offset. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC’10), San Francisco, CA, USA, 7–11 February 2010; pp. 80–81.
27. Wu, R.; Makinwa, K.A.A.; Huijsing, J.H. A chopper current-feedback instrumentation amplifier with a 1 mHz 1/f noise corner and an AC-coupled ripple reduction loop. IEEE J. Solid State Circuits 2009, 44, 3232–3243.
28. Wei, T.; Chenxi, H.; Dongsoo, K.; Martini, B.; Culurciello, E. 4-Channel Asynchronous Bio-Potential Recording System. In Proceedings of the 2010 IEEE International Symposium on Circuits and Systems (ISCAS), Paris, France, 30 May–2 June 2010; pp. 953–956.
29. Wu, R.; Huijsing, J.H.; Makinwa, K.A.A. A current-feedback instrumentation amplifier with a gain error reduction loop and 0.06% untrimmed gain error. IEEE J. Solid State Circuits 2011, 46, 2794–2806.
30. Belloni, M.; Bonizzoni, E.; Fornasari, A.; Maloberti, F. A Micropower chopper-CDS operational amplifier. IEEE J. Solid Stare Circuits 2010, 45, 2521–2529.
31. Kusuda, Y. A 5.9 nV/Hz−1/2 Chopper Operational Amplifier with 0.78 mV Maximum Offset and 28.3 nV/°C Offset Drift. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC’11), San Francisco, CA, USA, 20–24 February 2011; pp. 242–244.
32. Burt, R.; Zhang, J. A micropower chopper-stabilized operational amplifier using a SC notch filter with synchronous integration inside the continuous-time signal path. IEEE J. Solid Stare Circuits 2006, 41, 2729–2736.
33. Qinwen, F.; Huijsing, J.; Makinwa, K. A Capacitively Coupled Chopper Instrumentation Amplifier with a +/−30 V Common-Mode Range, 160 dB CMRR and 5 mV Offset. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC’12), San Francisco, CA, USA, 19–23 February 2012; pp. 374–376.
34. Johnson, B.; Molnar, A. An orthogonal current-reuse amplifier for multi-channel sensing. IEEE J. Solid Stare Circuits 2013, 48, 1487–1496.
35. Sepehrian, H.; Mirbozorgi, A.; Gosselin, B. A Low-Power Current-Reuse Analog Front-End for Multi-Channel Neural Signal Recording. In Proceedings of the 12th IEEE International NEWCAS conference (NEWCAS’14), Trois-Rivieres, Quebec, Canada, 22–25 June 2014.
36. Liu, L.; Zou, X.; Goh, W.L.; Je, M. Comparative Study and Analysis of Noise Reduction Techniques for Front-End Amplifiers. In Proceedings of the 13th International Symposium on Integrated Circuits (ISIC’11), Singapore, Singapore, 12–14 December 2011; pp. 555–558.
37. Baru Fassio, M.D. Implantable Signal Amplifying Circuit for Electroneurographic Recording. U.S. Patent 6996435, 2006.
38. Rieger, R.; Schuettler, M.; Pal, D.; Clarke, C.; Langlois, P.; Taylor, J.; Donaldson, N. Very low-noise ENG amplifier system using CMOS technology. IEEE Trans. Neural Syst. Rehabil. Eng. 2006, 14, 427–437.
39. Holleman, J.; Otis, B. A Sub-Microwatt Low-Noise Amplifier for Neural Recording. In Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC’07), Lyon, France, 22–26 August 2007; p. 3930.
40. Demosthenous, A.; Pachnis, I.; Jiang, D.; Donaldson, N. An integrated amplifier with passive neutralization of myoelectric interference from neural recording tripoles. IEEE Sens. J. 2013, 13, 3236–3248.
41. Mollazadeh, M.; Murari, K.; Cauwenberghs, G.; Thakor, N.V. Wireless micropower instrumentation for multimodal acquisition of electrical and chemical neural activity. IEEE Trans. Biomed. Circuits Syst. 2009, 3, 388–397.
42. Kazerouni, I.A.; Dehrizi, H.G.; Isfahani, S.M.M.; Zhuo, Z.; Baghaei-Nejad, M.; Li-Rong, Z. A 77 nW Bioamplifier with a Tunable Bandwidth for Neural Recording Systems. In Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS’10), Kuala Lumpur, Malaysia, 6–9 December 2010; pp. 36–39.
43. Kim, J.; Chae, M.S.; Liu, W. A 220 nW Neural Amplifier for Multi-Channel Neural Recording Systems. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’09), Taipei, Taiwan, 24–27 May 2009; pp. 1257–1260.
44. Gosselin, B.; Sawan, M.; Chapman, C.A. A low-power integrated bioamplifier with active lowfrequency suppression. IEEE Trans. Biomed. Circuits Syst. 2007, 1, 184–192.
45. Muller, R.; Gambini, S.; Rabaey, J.M. A 0.013 mm(2), 5 mu W, DC-coupled neural signal acquisition IC with 0.5 v supply. IEEE J. Solid Stare Circuits 2012, 47, 232–243.
46. Wei, Z.; Li, H.; Youguang, Z. A Low-Noise Integrated Bioamplifier with Active DC Offset Suppression. In Proceedings of the IEEE Biomedical Circuits and Systems Conference (BioCAS’09), Beijing, China, 26–28 November 2009; pp. 5–8.
47. Castro, P.; Silveira, F. High CMRR Power Efficient Neural Recording Amplifier Architecture. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’11), Rio de Janeiro, Brazil, 15–18 May 2011; pp. 1700–1703.
48. Chung-Yu, W.; Wei-Ming, C.; Liang-Ting, K. A CMOS power-efficient low-noise current-mode front-end amplifier for neural signal recording. IEEE Trans. Biomed. Circuits Syst. 2013, 7, 107– 114.
49. Ferrari, G.; Gozzini, F.; Molari, A.; Sampietro, M. Transimpedance amplifier for high sensitivity current measurements on nanodevices. IEEE J. Solid State Circuits 2009, 44, 1609–1616.
50. Rezaee-Dehsorkh, H.; Ravanshad, N.; Lotfi, R.; Mafinezhad, K. A Linear Tunable Amplifier for Implantable Neural Recording Applications. In Proceedings of the IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS'11), Seoul, South Korea, 7–10 August 2011; pp. 1–4.
51. Zou, X.D.; Xu, X.Y.; Yao, L.B.; Lian, Y. A 1-V 450-nW fully integrated programmable biomedical sensor interface chip. IEEE J. Solid Stare Circuits 2009, 44, 1067–1077.
52. Chaturvedi, V.; Amrutur, B. A Low-Noise Low-Power Noise-Adaptive Neural Amplifier in 0.13 um CMOS Technology. In Proceedings of the 24th International Conference on VLSI Design (VLSI Design’11), Chennai, India, 2–7 January 2011; pp. 328–333.
53. Yao, K.-W. Design of A Neural Recording Amplifier with Tunable Pseudo Resistors. In Proceedings of the IEEE International SOC Conference, Taipei, Taiwan, 26–28 September 2011; pp. 376–379.
54. Yin, M.; Ghovanloo, M. A Low-Noise Preamplifier with Adjustable Gain and Bandwidth for Biopotential Recording Applications. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’07), New Orleans, LA, USA, 27–30 May 2007; pp. 321–324.
55. Zou, X.; Liu, L.; Cheong, J.H.; Yao, L.; Li, P.; Cheng, M.-Y.; Goh, W.L.; Rajkumar, R.; Dawe, G.S.; Cheng, K.W.; et al. A 100-channel 1-mW implantable neural recording IC. IEEE Trans. Circuits Syst. I Regul. Pap. 2013, 60, 2584–2596.
56. Kmon, P.; Grybos, P. Energy efficient low-noise multichannel neural amplifier in submicron CMOS process. IEEE Trans. Circuits Syst. I Regul. Pap. 2013, 60, 1764–1775.
57. Al-Ashmouny, K.; Sun-Il, C.; Euisik, Y. A 8.6 mW 3-bit Programmable Gain Amplifier for Multiplexed-Input Neural Recording Systems. In Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC’11), Boston, MA, USA, 30 August–3 September 2011; pp. 2945–2948.
58. Gosselin, B. Approaches for the Efficient Extraction and Processing of Neural Signals in Implantable Neural Interfacing Microsystems. In Proceedings of the 33th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC’11), Boston, MA, USA, 30 August–3 September 2011; pp. 5855–5859.
59. Park, H.; Kiani, M.; Hyung-Min, L.; Jeonghee, K.; Block, J.; Gosselin, B.; Ghovanloo, M. A wireless magnetoresistive sensing system for an intraoral tongue-computer interface. IEEE Trans. Biomed. Circuits Syst. 2012, 6, 571–585.
60. Aziz, J.N.Y.; Abdelhalim, K.; Shulyzki, R.; Genov, R.; Bardakjian, B.L.; Derchansky, M.; Serletis, D.; Carlen, P.L. 256-channel neural recording and delta compression microsystem with 3D electrodes. IEEE J. Solid Stare Circuits 2009, 44, 995–1005.
61. Chae, M.; Liu, W.; Zhi, Y.; Chen, T.; Kim, J.; Sivaprakasam, M.; Yuce, M. A 128-Channel 6 mW Wireless Neural Recording IC with On-the-Fly Spike Sorting and UWB Tansmitter. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC’08), San Francisco, CA, USA, 3–7 February 2008; pp. 146–603.
62. Lopez, C.M.; Andrei, A.; Mitra, S.; Welkenhuysen, M.; Eberle, W.; Bartic, C.; Puers, R.; Yazicioglu, R.F.; Gielen, G. An Implantable 455-Active-Electrode 52-Channel CMOS Neural Probe. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC’13), San Francisco, CA, USA, 17–21 February 2013; pp. 288–289.
63. Gosselin, B.; Sawan, M. A low-power integrated neural interface with digital spike detection and extraction. Analog Integr. Circuits Signal Process. 2009, 64, 3–11.
64. Sodagar, A.M.; Perlin, G.E.; Ying, Y.; Najafi, K.; Wise, K.D. An implantable 64-channel wireless microsystem for single-unit neural recording. IEEE J. Solid State Circuits 2009, 44, 2591–2604.
65. Gosselin, B.; Sawan, M. Adaptive Detection of Action Potentials Using Ultra Low-Power CMOS Circuits. In Proceedings of the IEEE Biomedical Circuits and Systems Conference (BioCAS’08), Baltimore, MD, USA, 20–22 November 2008; pp. 209–212.
66. Gosselin, B.; Sawan, M.; Kerherve, E. Linear-phase delay filters for ultra-low-power signal processing in neural recording implants. IEEE Trans. Biomed. Circuits Syst. 2010, 4, 171–180.
67. Harrison, R.R.; Watkins, P.T.; Kier, R.J.; Lovejoy, R.O.; Black, D.J.; Greger, B.; Solzbacher, F. A low-power integrated circuit for a wireless 100-electrode neural recording system. IEEE J. Solid State Circuits 2007, 42, 123–133.
68. Gosselin, B.; Ayoub, A.E.; Roy, J.F.; Sawan, M.; Lepore, F.; Chaudhuri, A.; Guitton, D. A mixed-signal multichip neural recording interface with bandwidth reduction. IEEE Trans. Biomed. Circuits Syst. 2009, 3, 129–141.
69. Liew, W.-S.; Zou, X.; Yao, L.; Lian, Y. A 1-V 60 mW 16-Channel Interface Chip for Implantable Neural Recording. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC’09), San Jose, CA, USA, 13–16 September 2009; pp. 507–510.
70. Miranda, H.; Gilja, V.; Chestek, C.A.; Shenoy, K.V.; Meng, T.H. HermesD: A high-rate long-range wireless transmission system for simultaneous multichannel neural recording applications. IEEE Trans. Biomed. Circuits Syst. 2010, 4, 181–191.
71. Perlin, G.E.; Wise, K.D. An ultra compact integrated front end for wireless neural recording microsystems. J. Microelectromechanical Syst. 2010, 19, 1409–1421.
72. Greenwald, E.; Mollazadeh, M.; Hu, C.; Tang, W.; Culurciello, E.; Thakor, N. A VLSI neural monitoring system with ultra-wideband telemetry for awake behaving subjects. IEEE Trans. Biomed. Circuits Syst. 2011, 5, 112–119.
73. Aceros, J.; Ming, Y.; Borton, D.A.; Patterson, W.R.; Nurmikko, A.V. A 32-Channel Fully Implantable Wireless Neurosensor for Simultaneous Recording from Two Cortical Regions. In Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC’11), Boston, MA, USA, 30 August–3 September 2011; pp. 2300–2306.
74. Jo-Yu, W.; Kea-Tiong, T. A Band-Tunable, Multichannel Amplifier for Neural Recording with AP/LFP Separation and Dual-Threshold Adaptive AP Detector. In Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC’11), Boston, MA, USA, 30 August–3 September 2011; pp. 1847–1850.
75. Lopez, C.M.; Braeken, D.; Bartic, C.; Puers, R.; Gielen, G.; Eberle, W. A 16-Channel Low-Noise Programmable System for the Recording of Neural Signals. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’11), Rio de Janeiro, Brazil, 15–18 May 2011; pp. 1451–1454.
76. Rouse, A.G.; Stanslaski, S.R.; Cong, P.; Jensen, R.M.; Afshar, P.; Ullestad, D.; Gupta, R.; Molnar, G.F.; Moran, D.W.; Denison, T.J. A chronic generalized bi-directional brain-machine interface. J. Neural Eng. 2011, 8, 036018.
77. Szuts, T.A.; Fadeyev, V.; Kachiguine, S.; Sher, A.; Grivich, M.V.; Agrochao, M.; Hottowy, P.; Dabrowski, W.; Lubenov, E.V.; Siapas, A.G., et al. A wireless multi-channel neural amplifier for freely moving animals. Nat. Neurosci. 2011, 14, 263–269.
78. Wattanapanitch, W.; Sarpeshkar, R. A low-power 32-channel digitally programmable neural recording integrated circuit. IEEE Trans. Biomed. Circuits Syst. 2011, 5, 592–602.
79. Lo, Y.-K.; Liu, W.; Chen, K.; Tsai, M.-H.; Hsueh, F.-L. A 64-Channel Neuron Recording System. In Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC'11), Boston, MA, USA, 30 August–3 September 2011; pp. 2862–2865.
80. Zoladz, M.; Kmon, P.; Grybos, P.; Szczygiel, R.; Kleczek, R.; Otfinowski, P.; Rauza, J. Design and Measurements of Low Power Multichannel Chip for Recording and Stimulation of Neural Activity. In Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC’12), San Diego, CA, USA, 28 August–1 September 2012; pp. 4470–4474.
81. Ming, Y.; Borton, D.A.; Aceros, J.; Patterson, W.R.; Nurmikko, A.V. A 100-Channel Hermetically Sealed Implantable Device for Wireless Neurosensing Applications. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’12), Seoul, Korea, 20–23 May 2012; pp. 2629–2632.
82. Gao, H.; Walker, R.M.; Nuyujukian, P.; Makinwa, K.A.A.; Shenoy, K.V.; Murmann, B.; Meng, T.H., Hermes E: A 96-channel full data rate direct neural interface in 0.13 μm CMOS. IEEE J. Solid Stare Circuits 2012, 47, 1043–1055.
83. Dong, H.; Yuanjin, Z.; Rajkumar, R.; Dawe, G.; Minkyu, J. A 0.45 V 100-Channel Neural-Recording IC with Sub-mW/Channel Consumption in 0.18 mm CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC’13), San Francisco, CA, USA, 17–21 February 2013; pp. 290–291.
84. Yin, M.; Borton, D.A.; Aceros, J.; Patterson, W.R.; Nurmikko, A.V. A 100-channel hermetically sealed implantable device for chronic wireless neurosensing applications. IEEE Trans. Biomed. Circuits Syst. 2013, 7, 115–128.