Linear-phase delay filters for ultra-low-power signal processing in neural recording implants

IEEE Transactions on Biomedical Circuits and Systems

Volumn 4, Issue 3, 2010, Pages 171-180

  Gosselin, Benoit ^a   Sawan, Mohamad ^a   Kerhervé, Eric ^b  

^a ÉCOLE POLYTECHNIQUE DE MONTRÉAL   (Canada)

^b UNIVERSITÉ DE BORDEAUX   (France)

Author keywords

Cascaded filter; Inverse follow the leader feedback filter; Linear phase delay filter; Neural signal processing; Neuroprostheses; Ultra low power OTA C filters

Indexed keywords

CASCADED FILTERS; FEEDBACK FILTERS; LINEAR-PHASE; NEURAL SIGNAL PROCESSING; NEUROPROSTHESES; OTA-C FILTERS; ULTRA-LOW POWER;

ANALOG TO DIGITAL CONVERSION; CASCADE CONTROL SYSTEMS; DIGITAL FILTERS; ENERGY MANAGEMENT; GROUP DELAY; TRANSFER FUNCTIONS;

SIGNAL PROCESSING;

EID: 77952959080     PISSN: 19324545     EISSN: None     Source Type: Journal    
DOI: 10.1109/TBCAS.2010.2045756     Document Type: Conference Paper

References (41)

1. G. Santhanam, M. D. Linderman, V. Gilja, A. Afshar, S. I. Ryu, T. Meng, and K. Shenoy, "HermesB: A continuous neural recording system for freely behaving primates," IEEE Trans. Biomed. Eng., vol. 54, no. 11, pp. 2037-2050, Nov. 2007.
2. P. G. Patil and D. A. Turner, "The development of brain-machine interface neuroprosthetic devices," Neurotherapeut.: J. Amer. Soc. Exp. NeuroTherapeut., vol. 5, pp. 137-46, 2008.
3. R. H. Olsson, III and K. D. Wise, "A three-dimensional neural recording microsystem with implantable data compression circuitry," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2796-2804, Dec. 2005.
4. R. R. Harrison, P. T. Watkins, R. J. Kier, R. O. Lovejoy, D. J. Black, B. Greger, and F. Solzbacher, "A low-power integrated circuit for a wireless 100-Electrode neural recording system," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 123-133, Jan. 2007.
5. Y. Perelman and R. Ginosar, "An integrated system for multichannel neuronal recording with spike/LFP separation, integrated A/D conversion and threshold detection," IEEE Trans. Biomed. Eng., vol. 54, no. 1, pp. 130-137, Jan. 2007.
6. M. Rizk, I. Obeid, S. H. Callender, and P. D. Wolf, "A single-chip signal processing and telemetry engine for an implantable 96-channel neural data acquisition system," J. Neural Eng., vol. 4, pp. 309-321, 2007.
7. A. M. Sodagar, K. D. Wise, and K. Najafi, "A fully integrated mixed-signal neural processor for implantable multichannel cortical recording," IEEE Trans. Biomed. Eng., vol. 54, no. 6, pp. 1075-1088, Jun. 2007.
8. M. S. Chae, Z. Yang, M. R. Yuce, L. Hoang, and W. Liu, "A 128-channel 6 mW wireless neural recording IC with spike feature extraction and UWB transmitter," IEEE Trans. Neural Syst. Rehab. Eng., vol. 17, no. 4, pp. 312-321, Aug. 2009.
9. B. Gosselin, A. E. Ayoub, J. F. Roy, M. Sawan, F. Lepore, A. Chaudhuri, and D. Guitton, "A mixed-signal multichip neural recording interface with bandwidth reduction," IEEE Trans. Biomed. Circuits Syst., vol. 3, no. 3, pp. 129-141, Jun. 2009.
10. T. Jochum, T. Denison, and P. Wolf, "Integrated circuit amplifiers for multi-electrode intracortical recording," J. Neural Eng., vol. 6, pp. 12001-12001, 2009.
11. R. Rieger and J. Taylor, "Design strategies for multi-channel low-noise recording systems," Analog Integr. Circuits Signal Process., vol. 58, pp. 123-133, 2009.
12. Z. S. Zumsteg, C. Kemere, S. O'Driscoll, G. Santhanam, R. E. Ahmed, K. V. Shenoy, and T. H. Meng, "Power feasibility of implantable digital spike sorting circuits for neural prosthetic systems," IEEE Trans. Neural Syst. Rehab. Eng., vol. 13, no. 3, pp. 272-279, Sep. 2005.
13. A. Zviagintsev, Y. Perelman, and R. Ginosar, "Low-power architectures for spike sorting," in Proc. 2nd Int. IEEE/EMBS Conf. Neural Engineering, 2005, pp. 162-5.
14. R. Sarpeshkar, W. Wattanapanitch, S. K. Arfin, B. I. Rapoport, S. Mandal, M. W. Baker, M. S. Fee, S. Musallam, and R. A. Andersen, "Low-power circuits for brain-machine interfaces," IEEE Trans. Biomed. Circuits Syst., vol. 2, no. 3, pp. 173-183, Sep. 2008.
15. R. R. Harrison, "A low-power integrated circuit for adaptive detection of action potentials in noisy signals," in Proc. 25th Annu. Int. Conf. IEEE Engineering Medicine and Biology Soc., 2003, pp. 3325-3328.
16. I. Obeid and P. D. Wolf, "Evaluation of spike-detection algorithms for a brain-machine interface application," IEEE Trans. Biomed. Eng., vol. 51, no. 12, pp. 905-911, Dec. 2004.
17. J. N. Y. Aziz, K. Abdelhalim, R. Shulyzki, R. Genov, B. L. Bardakjian, M. Derchansky, D. Serletis, and P. L. Carlen, "256-Channel neural recording and delta compression microsystem with 3D electrodes," IEEE J. Solid-State Circuits, vol. 44, pp. 995-1005, 2009.
18. K. G. Oweiss, "A systems approach for data compression and latency reduction in cortically controlled brain machine interfaces," IEEE Trans. Biomed. Eng., vol. 53, no. 7, pp. 1364-1377, Jul. 2006.
19. A. M. Kamboh, M. Raetz, K. G. Oweiss, and A. Mason, "Area-power efficient VLSI implementation of multichannel DWT for data compression in implantable neuroprosthetics," IEEE Trans. Biomed. Circuits Syst., vol. 1, no. 2, pp. 128-135, Jun. 2007.
20. B. Gosselin and M. Sawan, "Circuits techniques and microsystems assembly for intracortical multichannel ENG recording," presented at the IEEE Custom Integrated Circuits Conf., San Jose, CA, 2009.
21. R. R. Harrison, G. Santhanam, and K. V. Shenoy, "Local field potential measurement with low-power analog integrated circuit," in Proc. IEEE 26th Annu. Int. Conf. Eng. Med. Biol. Soc., 2004, pp. 4067-4070.
22. C. L. Rogers and J. G. Harris, "A low-power analog spike detector for extracellular neural recordings," in Proc. 11th IEEE Int. Conf. Electronics, Circuits and Systems, 2004, pp. 290-293.
23. A. M. Haas, M. H. Cohen, and P. A. Abshire, "Real-time variance based template matching spike sorting system," in Proc. IEEE/NIH Life Science Systems and Applications Workshop, 2007, pp. 104-107.
24. B. Gosselin and M. Sawan, "An ultra low-power CMOS automatic action potential detector," IEEE Trans. Neural Syst. Rehab. Eng., vol. 17, no. 4, pp. 346-353, Aug. 2009.
25. T. Horiuchi, T. Swindell, D. Sander, and P. Abshier, "A low-power CMOS neural amplifier with amplitude measurements for spike sorting," in Proc. Int. Symp. Circuits and Systems, 2004, pp. IV-29.
26. A. Zviagintsev, Y. Perelman, and R. Ginosar, "A low-power spike detection and alignment algorithm," in Proc. 2nd Int. IEEE/EMBS Conf. Neural Engineering, Mar. 16-19, 2005, pp. 317-320.
27. K. Hyung-Ock and S. Youngsoo, "Semicustom design methodology of power gated circuits for low leakage applications," IEEE Trans. Circuits Syst. II, Expr. Briefs, vol. 54, no. 6, pp. 512-516, Jun. 2007.
28. B. Gosselin and M. Sawan, "Event-driven data and power management in high-density biomedical microsystems," presented at the IEEE Int. NEWCAS-TAISA Conf., Toulouse, France, 2009.
29. R. Schaumann and M. E. V. Valkenburg, Design of Analog Filters. Oxford, U.K.: Oxford Univ. Press, 2001.
30. A. I. Zverev, Handbook of Filter Synthesis. New York: Wiley, 1967.
31. C. D. Salthouse and R. Sarpeshkar, "A practical micropower programmable bandpass filter for use in bionic ears," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 63-70, Jan. 2003.
32. E. Rodriguez-Villegas, A. Yufera, and A. Rueda, "A 1-V micropower log-domain integrator based on FGMOS transistors operating in weak inversion," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 256-259, Jan. 2004.
33. O. Omeni, E. Rodriguez-Villegas, and C. Toumazou, "A micropower CMOS continuous-time filter with on-chip automatic tuning," IEEE Trans. Circuits Syst. I, vol. 52, no. 4, pp. 695-705, Apr. 2005.
34. R. Sarpeshkar, C. Salthouse, S. Ji-Jon, M. W. Baker, S. M. Zhak, T. K. T. Lu, L. Turicchia, and S. Balster, "An ultra-low-power programmable analog bionic ear processor," IEEE Trans. Biomed. Eng., vol. 52, no. 4, pp. 711-727, Apr. 2005. (Pubitemid 40477181)
35. P. Corbishley and E. Rodriguez-Villegas, "A nanopower bandpass filter for detection of an acoustic signal in a wearable breathing detector," IEEE Trans. Biomed. Circuits Syst., vol. 1, no. 3, pp. 163-171, Sep. 2007.
36. Y. Sun and J. K. Fidler, "Synthesis and performance analysis of universal minimum component integrator-based IFLF OTA-grounded capacitor filter," Proc. Inst. Elect. Eng., Circuits, Devices Systems, vol. 143, pp. 107-114, 1996.
37. T. Deliyannis, Y. Sun, and J. K. Fidler, Continuous-Time Active Filter Design. Boca Raton, FL: CRC, 1998.
38. C. Chun-Ming, H. Chun-Li, C. Wen-Yaw, H. Jiun-Wei, and T. Chu-Kuei, "Analytical synthesis of high-order single-ended-input OTA-grounded C all-pass and band-reject filter structures," IEEE Trans. Circuits Syst. I, vol. 53, no. 3, pp. 489-498, Mar. 2006.
39. D. H. Chiang and R. Schaumann, "Comparison of magnitude and delay sensitivity in IFLF and cascade gm-C filters," in Proc. IEEE Int. Symp. Circuits and Systems, 1999, pp. 652-655.
40. C. Enz, F. Krummenacher, and E. A. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications," Analog Integr. Circuits Signal Process., vol. 8, pp. 83-114, 1995.
41. R. Sarpeshkar, R. F. Lyon, and C. Mead, "A low-power wide-linear-range transconductance amplifier," Analog Integr. Circuits Signal Process., vol. 13, pp. 123-151, 1997.