Energy efficient low-noise neural recording amplifier with enhanced noise efficiency factor

IEEE Transactions on Biomedical Circuits and Systems

Volumn 5, Issue 3, 2011, Pages 262-271

  Majidzadeh, Vahid ^a   Schmid, Alexandre ^a   Leblebici, Yusuf ^a  

^a EPFL   (Switzerland)

Author keywords

Crosstalk; low noise neural amplifier; noise efficiency factor; nonlinearity; partial OTA sharing technique

Indexed keywords

AMPLIFIER TOPOLOGY; COMMON-MODE REJECTION RATIOS; COMPLEMENTARY METAL OXIDE SEMICONDUCTORS; DIFFERENTIAL PAIRS; EFFICIENCY FACTOR; ENERGY EFFICIENT; LARGE SCALE INTEGRATION; LOW NOISE; LOW POWER; MEASUREMENT RESULTS; MULTIELECTRODE ARRAYS; NEURAL RECORDINGS; NOISE EFFICIENCY FACTOR; NON-LINEARITY; OPERATIONAL TRANS CONDUCTANCE AMPLIFIER; PARTIAL OTA SHARING TECHNIQUE; POWER CONSUMPTION; POWER DISSIPATION; PROPOSED ARCHITECTURES; SHARING ARCHITECTURES; SILICON AREA; SIMULATIONS AND MEASUREMENTS;

BANDWIDTH; COMPUTER SIMULATION; CROSSTALK; MATHEMATICAL MODELS; MICROELECTRONICS; SEMICONDUCTOR DEVICE MANUFACTURE;

NEUROPHYSIOLOGY;

EID: 79957798375     PISSN: 19324545     EISSN: None     Source Type: Journal    
DOI: 10.1109/TBCAS.2010.2078815     Document Type: Article

References (16)

1. J. Wessberg, C. Stambaugh, J. Kralik, P. Beck, M. Laubach, J. Chapin, J. Kim, S. Biggs, M. Srinivasan, and M. Nicolelis, "Real-time rediction of hand trajectory by ensembles of cortical neurons in primates," Nature, vol. 408, pp. 361-365, Nov. 2000.
2. IEEE Standard for Safety Levels With Respect to Human Exposure to Radio Frequency Electromagnetic Fields, 3 kHz to 300 GHz, IEEE Std. C95.1-2005, 2006.
3. K. M. Silay, C. Dehollain, and M. Declercq, "Numerical analysis of temperature elevation in the head due to power dissipation in a cortical implant," in Proc. IEEE EMBC, 2008, pp. 951-956.
4. C. T. Nordhausen, E. M. Maynard, and R. A. Normann, "Single unit recording capabilities of a 100-microelectrode array," Brain Res., vol. 726, pp. 129-140, 1996. (Pubitemid 26292238)
5. M. Steyaert, W. Sansen, and C. Zhongyuan, "A micropower low-noise monolithic instrumentation amplifier for medical purposes," IEEE J. Solid-State Circuits, vol. SSC-22, no. 6, pp. 1163-1168, Dec. 1987.
6. C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization," Proc. IEEE, vol. 84, no. 11, pp. 1584-1614, Nov. 1996. (Pubitemid 126752607)
7. P. Mohseni and K. Najafi, "A fully integrated neural recording amplifier with DC input stablization," IEEE Trans. Biomed. Eng., vol. 51, no. 5, pp. 832-837, May 2004. (Pubitemid 38525717)
8. B. Gosselin, M. Sawan, and C. A. Chapman, "A low-power integrated bioamplifier with active low-frequency suppression," IEEE Trans. Biomed. Circuits Syst., vol. 1, no. 3, pp. 184-192, Sep. 2007. (Pubitemid 351279737)
9. R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 958-965, Jun. 2003.
10. W. Wattanapanitch, M. Fee, and R. Sarpeshkar, "An energy-efficient micropower neural recording amplifier," IEEE Trans. Biomed. Circuits Syst., vol. 1, no. 2, pp. 136-147, Jun. 2007. (Pubitemid 350141714)
11. J. Holleman and B. Otis, "A sub-microwatt low-noise amplifier for neural recording," in Proc. IEEE EMBC, Aug. 2007, pp. 3930-3933.
12. rm? AFE and frequency-multiplying MICS/ISM FSK transmitter," in Proc. ISSCC Dig. Tech. Papers, Feb. 2009, pp. 212-213.
13. T. Jochum, T. Denison, and P. Wolf, "Integrated circuit amplifiers for multi-electrode intracortical recording," J. Neural Eng., vol. 6, no. 1, pp. 1-26, Jan. 2009.
14. S. Ayers, K. D. Gillis, M. Lindau, and B. A. Minch, "Design of a CMOS potentiostat circuit for electrochemical detector arrays," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 4, pp. 736-744, Apr. 2007. (Pubitemid 46621566)
15. V. Majidzadeh, A. Schmid, and Y. Leblebici, "A micropower neural recording amplifier with improved noise efficiency factor," in Proc. 19th Eur. Conf. Circuit Theory and Design, Aug. 2009, pp. 319-322.
16. C. Enz and E. Vittoz, Charge-Based MOS Transistor Modeling: The EKV Model for Low-Power and RF IC Design. New York: Wiley, 2006.