Modeling and analyzing the energy consumption of fork-join-based task parallel programs

Concurrency and Computation: Practice and Experience

Volumn 27, Issue 1, 2015, Pages 211-236

  Rauber, Thomas ^a   Rünger, Gudula ^b  

^a UNIVERSITY OF BAYREUTH   (Germany)

^b CHEMNITZ UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

Energy efficiency; Fork join pattern; Frequency scaling

Indexed keywords

DYNAMIC FREQUENCY SCALING; ENERGY EFFICIENCY; ENERGY UTILIZATION; NUMERICAL METHODS; VOLTAGE SCALING;

ANALYTICAL RESULTS; ENERGY MINIMIZATION; FORK-JOIN PATTERNS; FREQUENCY-SCALING; HIGH PERFORMANCE COMPUTING; OPTIMAL FREQUENCY; OPTIMAL SCALING FACTORS; PARALLEL COMPUTATION;

GREEN COMPUTING;

EID: 84919463268     PISSN: 15320626     EISSN: 15320634     Source Type: Journal    
DOI: 10.1002/cpe.3219     Document Type: Article

References (57)

1. Saxe E. Power-efficient software. Communications of the ACM 2010; 53(2):44-48.
2. N?takpé T, Suter F, Casanova H. A comparison of scheduling approaches for mixed-parallel applications on heterogeneous platforms. In Proc. of the 6th Int. Symp. on Par. and Distrib. Comp. IEEE: Los Alamitos, CA, USA, 2007; 250-257.
3. Vydyanathan N, Krishnamoorthy S, Sabin GM, Catalyurek UV, Kurc T, Sadayappan P, Saltz JH. An integrated approach to locality-conscious processor allocation and scheduling of mixed-parallel applications. IEEE Transactions on Parallel and Distributed Systems 2009; 20(8):1158-1172.
4. Lee YC, Zomaya AY. Minimizing energy consumption for precedence-constrained applications using dynamic voltage scaling. In CCGRID ?09: Proc. of the 2009 9th IEEE/ACM Int. Symp. on Cluster Computing and the Grid. IEEE Computer Society: Los Alamitos, CA, USA, 2009; 92-99.
5. Zhuo J, Chakrabarti C. Energy-efficient dynamic task scheduling algorithms for DVS systems. ACM Transactions on Embedded Computing Systems 2008; 7(2):1-25.
6. Ayguadé E, Badia RM, Bellens P, Cabrera D, Duran A, Ferrer R, González M, Igual FD, Jiménez-González D, Labarta J. Extending OpenMP to survive the heterogeneous multi-core era. International Journal of Parallel Programming 2010; 38(5-6):440-459.
7. Ayguadé E, Copty N, Duran A, Hoeflinger J, Lin Y, Massaioli F, Teruel X, Unnikrishnan P, Zhang G. The design of OpenMP tasks. IEEE Transactions on Parallel and Distributed Systems 2009; 20(3):404-418.
8. OpenMP architecture review board. OpenMP Application Program Interface, Version 3.0, 2008.
9. Charles P, Grothoff C, Saraswat V, Donawa C, Kielstra A, Ebcioglu K, von Praun C, Sarkar V. X10: An objectoriented approach to non-uniform cluster computing. In Proceedings of the 20th Annual ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications, OOPSLA ?05. ACM: New York, NY, USA, 2005; 519-538.
10. Allen E, Chase D, Luchangco V, Maessen JW, Ryu S, Steele Jr. GL, Tobin-Hochstadt S. The fortress language specification, Sun Microsystems, 2006.
11. Chamberlain BL, Callahan D, Zima HP. Parallel programmability and the chapel language. International Journal of High Performance Computing Applications August 2007; 21:291-312.
12. Dinan J, Krishnamoorthy S, Larkins DB, Nieplocha J, Sadayappan P. Scioto: A framework for global-view task parallelism. In Proc. of the 37th Int. Conf. on Parallel Processing, ICPP ?08. IEEE Computer Society: Los Alamitos, CA, USA, 2008; 586-593.
13. Faxen K. Efficient work stealing for fine grained parallelism. In Proc. of the 39th Int. Conf. on Parallel Processing, ICPP ?10. IEEE Computer Society: Los Alamitos, CA, USA, 2010; 313-322.
14. Hoffmann R, Rauber T. Adaptive task pools: Efficiently balancing large number of tasks on shared-address spaces. International Journal of Parallel Programming 2011; 39(5):553-581.
15. Kühnemann M, Rauber T., Rünger G. Performance modelling for task-parallel programs. In Performance Analysis and Grid Computing, Gerndt M, Getov V, Hoisie A, Malony A, Miller B (eds). Kluwer: Dordrecht, the Netherlands, 2004; 77-91.
16. Korthikanti VA, Agha G. Towards optimizing energy costs of algorithms for shared memory architectures. In SPAA ?10: Proceedings of the 22nd ACM Symposium on Parallelism in Algorithms and Architectures. ACM: New York, NY, USA, 2010; 157-165.
17. Kaxiras S, Martonosi M. Computer Architecture Techniques for Power-Efficiency. Morgan & Claypool Publishers: San Rafael, CA, USA, 2008.
18. Intel. Quad-Core Intel Xeon Processor 5400 Series Datasheet, 2008.
19. Rauber T, Rünger G. Compiler support for task scheduling in hierarchical execution models. Journal of Systems Architecture 1998; 45:483-503.
20. Sahni SK. Algorithms for scheduling independent tasks. Journal of the ACM 1976; 23(1):116-127.
21. Dümmler J, Kunis R, Rünger G. SEParAT: Scheduling support environment for parallel application task graphs. Cluster Computing 2012; 15(3):223-238.
22. Kunis R, Rünger G. Optimizing layer-based scheduling algorithms for parallel tasks with dependencies. Concurrency and Computation: Practice and Experience 2011; 23(8):827-849.
23. Graham R. Bounds on multiprocessing timing anomalies. SIAM Journal on Applied Mathematics 1969; 17(2): 416-429.
24. Cichowski P, Keller J, Kessler C. Energy-efficient mapping of task collections onto manycore processors. Proc. MULTIPROG?13 Workshop at HiPEAC?13, Berlin, Germany, 2013.
25. Li K. Performance analysis of power-aware task scheduling algorithms on multiprocessor computers with dynamic voltage and speed. IEEE Transactions on Parallel and Distributed Systems 2008; 19(11):1484-1497.
26. Kerbyson DJ, Hoisie A. A practical approach to performance analysis and modeling of large-scale systems. Proc. ACM/IEEE SC2006 Conference, Tampa, FL, USA, 2006; 206.
27. Kühnemann M, Rauber T, Rünger G. A source code analyzer for performance prediction. In Proc. of the IPDPS-Workshop on Massively Parallel Processing (CDROM). IEEE: Los Alamitos, CA, USA, 2004. DOI: Doi.ieeecomputersociety.org/10.1109/IPDPS.2004.1303333.
28. Wong A, Rexachs D, Luque E. Extraction of parallel application signatures for performance prediction. In Proc. of the 2010 IEEE 12th Int. Conf. on High Performance Computing and Communications, HPCC ?10. IEEE Computer Society: Los Alamitos, CA, USA, 2010; 223-230.
29. Intel. Intel 64 and IA-32 Architecture Software Developer?s Manual, System Programming Guide, 2011.
30. Rotem E, Naveh A, Ananthakrishnan A, Rajwan D, Weissmann E. Power-management architecture of the Intel microarchitecture code-named Sandy Bridge. IEEE Micro 2012; 32(2):20-27.
31. Treibig J, Hager G, Wellein G. LIKWID: A lightweight performance-oriented tool suite for x86 multicore environments. In 39th International Conference on Parallel Processing Workshops, ICPP ?10. IEEE Computer Society: Los Alamitos, CA, USA, 2010; 207-216.
32. Hairer E, Nørsett SP, Wanner G. Solving Ordinary Differential Equations I: Nonstiff Problems (2nd edn). Springer: Berlin, 2000.
33. Korch M, Rauber T, Scholtes C. Scalability and locality of extrapolation methods on large parallel systems. Concurrency and Computation: Practice and Experience 2011; 23(15):1789-1815.
34. Rauber T, Rünger G. Load balancing schemes for extrapolation methods. Concurrency: Practice and Experience 1997; 9(3):181-202.
35. Rong G, Xizhou F, Shuaiwen S, Hung-Ching C, Dong L, Cameron KW. PowerPack: Energy Profiling and Analysis of High-Performance Systems and Applications. IEEE Transactions on Parallel and Distributed Systems May 2010; 21(5):658-671.
36. Hennessy JL, Patterson DA. Computer Architecture-A Quantitative Approach (5th edn). Morgan Kaufmann: San Francisco, CA, USA, 2012.
37. Irani S, Shukla S, Gupta R. Algorithms for power savings. ACM Transactions on Algorithms 2007; 3(4):41.1-41.23. DOI: Doi.acm.org/10.1145/1290672.1290678.
38. Jejurikar R, Pereira C, Gupta R. Leakage aware dynamic voltage scaling for real-time embedded systems. In DAC ?04: Proceedings of the 41st Annual Design Automation Conference. ACM: New York, NY, USA, 2004; 275-280.
39. Arge L, Goodrich MT, Nelson M, Sitchinava N. Fundamental parallel algorithms for private-cache chip multiprocessors. In SPAA ?08: Proc. of the 20th Ann. Symp. on Parallelism in Algorithms and Architectures. ACM: New York, NY, USA, 2008; 197-206.
40. Cho S, Melhem R. Corollaries to Amdahl?s law for energy. IEEE Computer Architecture Letters 2008; 7(1):25-28.
41. Bingham BD, Greenstreet MR. Computation with energy-time trade-offs: Models, algorithms and lower-bounds. In ISPA ?08: Proc. of the 2008 IEEE Int. Symp. on Parallel and Distributed Processing with Applications. IEEE Computer Society: Los Alamitos, CA, USA, 2008; 143-152.
42. Song S, Su CY, Ge R, Vishnu A, Cameron KW. Iso-energy-efficiency: An approach to power-constrained parallel computation. In Proc. of the 25th IEEE Int. Parallel and Distributed Processing Symp. (IPDPS 11). IEEE: Los Alamitos, CA, USA, 2011; 128-139.
43. Cebrian J, Aragon J, Kaxiras S. Power-token balancing: Adapting CMPs tp power constraints for parallel multithreaded workloads. In Proc. of the 25th IEEE Int. Parallel and Distributed Processing Symp. (IPDPS 11). IEEE: Los Alamitos, CA, USA, 2011; 431-442.
44. Flores A, Aragon JL, Acacio ME. Heterogeneous interconnects for energy-efficient message management in CMPs. IEEE Transactions on Computers 2010; 59:16-28.
45. Kadayif I, Kandemir M, Choudhary A, Karakoy M. An energy-oriented evaulation of communication optimizations for microsensor networks. In Proc. of the EuroPar 2003 Conference. Springer LNCS 2790: Berlin, Germany, 2003; 279-286.
46. Chrobak M. Algorithmic aspects of energy-efficient computing. In Handbook of Energy-Aware and Green Computing, Ahmad I, Ranka S (eds). CRC Press: Boca Raton, FL, USA, 2012; 311-329.
47. Sheikh HF, Tan H, Ahmad I, Ranka S, Bv P. Energy-and performance-aware scheduling of tasks on parallel and distributed systems. ACM Journal on Eemerging Technologies in Computing Systems 2012; 8(4):1-37, Article 32.
48. Pineau JF, Robert Y, Vivien F. Energy-aware scheduling of bag-of-tasks applications on master-worker platforms. Concurrency and Computation: Practice and Experience 2011; 23(2):145-157.
49. Aupy G, Benoit A, Dufossé F, Robert Y. Reclaiming the energy of a schedule: Models and algorithms. Concurrency and Computation: Practice and Experience 2013; 25(11):1505-1523.
50. Yao F, Demers A, Shenker S. A scheduling model for reduced CPU energy. In Proc. of the 36th Annual Symp. on Foundations of Computer Science, FOCS ?95. IEEE Computer Society: Washington, DC, USA, 1995; 374-.
51. Albers S. Energy-efficient algorithms. Communications of the ACM May 2010; 53(5):86-96.
52. Bansal N, Kimbrel T, Pruhs K. Speed scaling to manage energy and temperature. Journal of the ACM March 2007; 54(1):3:1-3:39.
53. Albers S, Müller F, Schmelzer S. Speed scaling on parallel processors. In Proc. of the 19th Annual ACM Symp. on Parallel Algorithms and Architectures, SPAA ?07. ACM: New York, NY, USA, 2007; 289-298.
54. Horvath T, Abdelzaher T, Skadron K, Liu X. Dynamic voltage scaling in multitierWeb servers with end-to-end delay control. IEEE Transactions on Computers 2007; 56(4):444-458.
55. Mishra R, Rastogi N, Zhu D, Mossé D, Melhem R. Energy aware scheduling for distributed real-time systems. In IPDPS ?03: Proc. of the 17th Int. Symp. on Parallel and Distributed Processing. IEEE Computer Society: Los Alamitos, CA, USA, 2003; 21-21. DOI: Doi.ieeecomputersociety.org/10.1109/IPDPS.2003.1213099.
56. Zhu D, Melhem R, Mossé D. Energy efficient redundant configurations for real-time parallel reliable servers. Real-Time Systems 2009; 41(3):195-221.
57. Li D, De Supinski BR, SchulzM, Nikolopoulos D, Cameron KW. Strategies for energy efficient resource management of hybrid programming models. IEEE Transaction on Parallel and Distributed Systems 2013; 24(1):144-157.