Performance analysis of power-aware task scheduling algorithms on multiprocessor computers with dynamic voltage and speed

IEEE Transactions on Parallel and Distributed Systems

Volumn 19, Issue 11, 2008, Pages 1484-1497

  Li, Keqin ^a  

^a STATE UNIVERSITY OF NEW YORK   (United States)

Author keywords

Asymptotic optimality; Energy consumption; List scheduling; Performance analysis; Power aware scheduling; Simulation; Task scheduling

Indexed keywords

ALGORITHMS; ASYMPTOTIC ANALYSIS; COMBINATORIAL MATHEMATICS; COMBINATORIAL OPTIMIZATION; COMPUTER SYSTEMS; CONSTRAINED OPTIMIZATION; ELECTRIC LOAD FORECASTING; ENERGY CONSERVATION; ENERGY MANAGEMENT; HEURISTIC ALGORITHMS; HEURISTIC METHODS; MULTIPROCESSING SYSTEMS; MULTITASKING; PORTALS; REAL TIME SYSTEMS; SCHEDULING; SPEED; TELECOMMUNICATION NETWORKS; TIMING CIRCUITS;

ASYMPTOTIC OPTIMALITY; ENERGY CONSUMPTION; LIST SCHEDULING; PERFORMANCE ANALYSIS; POWER-AWARE SCHEDULING; SIMULATION; TASK SCHEDULING;

SCHEDULING ALGORITHMS;

EID: 54249169949     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2008.122     Document Type: Article

References (32)

1. H. Aydin, R. Melhem, D. Mossé, and P. Mejía-Alvarez, "Power-Aware Scheduling for Periodic Real-Time Tasks," IEEE Trans. Computers, Vol. 53, no. 5, pp. 584-600, May 2004.
2. N. Bansal, T. Kimbrel, and K. Pruhs, "Dynamic Speed Scaling to Manage Energy and Temperature," Proc. 45th Ann. IEEE Symp. Foundations of Computer Science (FOCS '04), pp. 520-529, 2004.
3. J.A. Barnett, "Dynamic Task-Level Voltage Scheduling Optimizations," IEEE Trans. Computers, Vol. 54, no. 5, pp. 508-520, May 2005.
4. L. Benini, A. Bogliolo, and G. De Micheli, "A Survey or Design Techniques for System-Level Dynamic Power Management," IEEE Trans. Very Large Scale Integration (VLSI) Systems, Vol. 8, no. 3, pp. 299-316, 2000.
5. D.P. Bunde, "Power-Aware Scheduling for Makespan and Flow," Proc. 18th ACM Symp. Parallelism in Algorithms and Architectures (SPAA '06) pp. 190-196, 2006.
6. H.-L. Chan, W.-T. Chan, T.-W. Lam, L.-K. Lee, K.-S. Mak, and P.W.H. Wong, "Energy Efficient Online Deadline Scheduling," Proc. 18th ACM-SIAM Symp. Discrete Algorithms (SODA '07), pp. 795-804, 2007.
7. A.P. Chandrakasan, S. Sheng, and R.W. Brodersen, "Low-Power CMOS Digital Design," IEEE J. Solid-State Circuits, Vol. 27, no. 4, pp. 473-484, 1992.
8. A. Gara et al., "Overview of the Blue Gene/L System Architecture," IBM J. Research and Development, Vol. 49, nos. 2/3, pp. 195-212, 2005.
9. M.R. Garey and D.S. Johnson, Computers and Intractability A Guide to the Theory of NP-Completeness. W.H. Freeman, 1979.
10. R.L. Graham, "Bounds on Multiprocessing Timing Anomalies," SIAM J. Applied Math., vol. 2, pp. 410-429, 1969.
11. I. Hong, D. Kirovski, G. Qu, M. Potkonjak, and M.B. Srivastava, "Power Optimization of Variable-Voltage Core-based Systems," IEEE Trans. Computer-Aided Design of integrated Circuits and Systems, Vol. 18, no. 12, pp. 1702-1714, 1999.
12. C.M. Krishna and Y.-H. Lee, "Voltage-Clock-Scaling Adaptive Scheduling Techniques for Low Power in Hard Real-Time Systems," IEEE Trans. Computers, Vol. 52, no. 12, pp. 1586-1593, Dec. 2003.
13. Y.-H. Lee and C.M. Krishna, "Voltage-Clock Scaling for Low Energy Consumption in Fixed-Priority Real-Time Systems," Real-Time Systems vol. 24, no. 3. pp 303-317, 2003
14. K. Li, "A Lower Bound for Power-Aware Task Scheduling on Multiprocessor Computers," Proc. Int'l Conf Parallel and Distributed Processing Techniques and Applications (PDPTA '06), vol. 2, pp. 643-648, 2006.
15. M. Li, B.J. Liu, and F.F. Yao, "Min-Energy Voltage Allocation for Tree-Structured Tasks," J. Combinatorial Optimization, vol. 11, pp. 305-319, 2006.
16. M. Li, A.C. Yao, and F.F. Yao, "Discrete and Continuous Min-Energy Schedules for Variable Voltage Processors," Proc. Nat'l Academy of Sciences of the United States of America, vol. 103, no. 11, pp 3983-3987, 2006.
17. M. Li and F.F. Yao, "An Efficient Algorithm for Computing Optimal Discrete Voltage Schedules," SIAM J. Computing, vol. 35, no. 3, pp. 658-671, 2006.
18. J.R. Lorch and A.J. Smith, "PACE: A New Approach to Dynamic Voltage Scaling," IEEE Trans. Computers, vol. 53, no. 7, pp. 856-869.
19. R.N. Mahapatra and W. Zhao, "An Energy-Efficient Slack Distribution Technique for Multimode Distributed Real-Time Embedded Systems," IEEE Trans. Parallel and Distributed Systems, vol. 16, no. 7. pp. 650-662, July 2005.
20. G, Qu, "What Is the Limit of Energy Saving by Dynamic Voltage Scaling," Proc. Int'l Conf. Computer-Aided Design (ICCAD '01 , pp. 560-563, 2001.
21. C. Rusu. R. Melhem. and D. Mossé, "Maximizing the System Value While Satisfying Time and Energy Constraints," Proc. 23rd IEEE Real-Time Systems Symp. (RTSS '02), pp. 256-265, 2002.
22. D. Shin, J. Kim, and S. Lee, "Intra-Task Voltage Scheduling for Low-Energy Hard Real-Time Applications," IEEE Design and Test of Computers, vol. 18, no. 2, pp. 20-30, 2001.
23. M.B. Srivastava, A.P. Chandrakasan, and R.W. Rroderson, "Predictive Systems Shutdown and Other Architectural Technique for Energy Efficient Programmable Computation," IEEE trans. Very Large Scale Integration (VLSI) Systems, vol. 4, no. 1, pp. 42-55, 1996.
24. O.S. Unsal and I. Koren, "System-Level Power-Aware Design Techniques in Real-Time Systems," Proc. IEEE, vol. 91, no. 7, pp. 1055-1059, 2003.
25. V. Venkatachalam and M. Franz, "Power Reduction Techniques for Microprocessor Systems," ACM Computing Surveys, vol. 37, no. 3, pp. 195-237, 2005.
26. M. Weiser, B. Welch, A. Demers, and S. Shenker, "Scheduling for Reduced CPU Energy," Proc. First USENIX Symp. Operating Systems Design and Implementation (OSDI '94), pp. 13-23, 1994.
27. P. Yang, C. Wong, P. Marchal, F. Catthoor, D. Desmet, D. Verkest, and R. Lauwereins, "Energy-Aware Runtime Scheduling for Embedded-Multiprocessor SOCs," IEEE Design and Test of Computers, vol. 18, no. 5, pp. 46-58, 2001.
28. F. Yao, A. Demers, and S. Shenker, "A Scheduling Model for Reduced CPU Energy," Proc. 36th Ann. IEEE Symp. Foundations of Computer Science (FOCS '95), pp. 374-382, 1995.
29. H.-S. Yun and J. Kim, "On Energy-Optimal Voltage Scheduling for Fixed-Priority Hard Real-Time Systems," ACM Trans. Embedded Computing Systems, vol. 2, no. 3, pp. 393-430, 2003.
30. B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner, "Theoretical and Practical Limits of Dynamic Voltage Scaling," Proc. 41st Design Automation Conf. (DAC '04), pp. 868-873, 2004.
31. D. Zhu, R. Melhem, and B.R. Childers, " Scheduling with Dynamic Voltage/Speed Adjustment Using Slack Reclamation in Multiprocessor Real-Time Systems," IEEE Trans. Parallel and Distributed Systems, vol. 14, no. 7, pp. 686-700, July 2003.
32. D. Zhu, D. Mosé, and R. Melhem, "Power-Aware Scheduling for AND/OR Graphs in Real-Time Systems," IEEE Trans. Parallel and Distributed Systems, vol. 15, no. 9, pp. 849-864, Sept. 2004.