Reclaiming the energy of a schedule: Models and algorithms

Concurrency and Computation: Practice and Experience

Volumn 25, Issue 11, 2013, Pages 1505-1523

  Aupy, Guillaume ^a   Benoit, Anne ^a,b   Dufossé, Fanny ^a   Robert, Yves ^a,b  

^a UNIVERSITÉ DE LYON   (France)

^b INSTITUT UNIVERSITAIRE DE FRANCE   (France)

Author keywords

algorithms; bi criteria optimization; complexity; energy models; scheduling

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; DIRECTED GRAPHS; DYNAMIC FREQUENCY SCALING; ENERGY UTILIZATION; MATHEMATICAL PROGRAMMING; POLYNOMIALS; SCHEDULING; TREES (MATHEMATICS); VOLTAGE SCALING;

BICRITERIA OPTIMIZATION; CLOSED-FORM FORMULAE; COMPLEXITY; DIRECTED ACYCLIC GRAPH (DAG); ENERGY MODEL; GEOMETRIC PROGRAMMING; MODELS AND ALGORITHMS; SERIES-PARALLEL GRAPH;

APPROXIMATION ALGORITHMS;

EID: 84880313432     PISSN: 15320626     EISSN: 15320634     Source Type: Journal    
DOI: 10.1002/cpe.2889     Document Type: Article

References (37)

1. Mills MP,. The Internet Begins with Coal. Greening Earth Society: Arlington VA, 1999.
2. Ge R, Feng X, Cameron KW,. Performance-constrained distributed DVS scheduling for scientific applications on power-aware clusters. In Proceedings of the ACM/IEEE conference on SuperComputing (SC). IEEE Computer Society: Los Alamitos, CA, USA, 2005; 34.
3. Skadron K, Stan MR, Sankaranarayanan K, Huang W, Velusamy S, Tarjan D,. Temperature-aware microarchitecture: modeling and implementation. ACM Transactions on Architecture and Code Optimization 2004; 1 (1): 94-125.
4. Hotta Y, Sato M, Kimura H, Matsuoka S, Boku T, Takahashi D,. Profile-based optimization of power performance by using dynamic voltage scaling on a pc cluster. In Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS). IEEE Computer Society Press: Los Alamitos, CA, USA, 2006; 340, DOI: 10.1109/IPDPS.2006.1639597.
5. Ishihara T, Yasuura H,. Voltage scheduling problem for dynamically variable voltage processors. In Proceedings of International Symposium on Low Power Electronics and Design (ISLPED). ACM Press, New York, NY, USA, 1998; 197-202.
6. Pruhs K, van Stee R, Uthaisombut P,. Speed scaling of tasks with precedence constraints. Theory of Computing Systems 2008; 43: 67-80.
7. Chandrakasan AP, Sinha A,. JouleTrack: A web based tool for software energy profiling. In Design Automation Conference. IEEE Computer Society Press: Los Alamitos, CA, USA, 2001; 220-225.
8. Aydin H, Yang Q,. Energy-aware partitioning for multiprocessor real-time systems. In Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS). IEEE CS Press: Los Alamitos, CA, USA, 2003; 113-121.
9. Chen JJ, Kuo TW,. Multiprocessor energy-efficient scheduling for real-time tasks. In Proceedings of International Conference on Parallel Processing (ICPP). IEEE CS Press: Los Alamitos, CA, USA, 2005; 13-20.
10. Rayward-Smith VJ, Burton FW, Janacek GJ,. Scheduling parallel programs assuming preallocation. In Scheduling Theory and its Applications, Chrétienne P, Coffman EG Jr, Lenstra JK, Liu Z, (eds). John Wiley and Sons: New York, NY, USA, 1995.
11. Wang L, von Laszewski G, Dayal J, Wang F,. Towards energy aware scheduling for precedence constrained parallel tasks in a cluster with DVFS. Proceedings of CCGrid'2010, the 10th IEEE/ACM International Conference on Cluster, Cloud and Grid Computing, Melbourne, Australia, 2010; 368-377, DOI: 10.1109/CCGRID.2010.19.
12. Prathipati RB,. Energy efficient scheduling techniques for real-time embedded systems. Master's Thesis, Texas A&M University, May 2004.
13. Bansal N, Kimbrel T, Pruhs K,. Speed scaling to manage energy and temperature. Journal of the ACM 2007; 54 (1): 1-39. DOI: 10.1145/1206035. 1206038.
14. Okuma T, Yasuura H, Ishihara T,. Software energy reduction techniques for variable-voltage processors. Design Test of Computers, IEEE Mar 2001; 18 (2): 31-41. DOI: 10.1109/54.914613.
15. Miermont S, Vivet P, Renaudin M,. A power supply selector for energy- and area-efficient local dynamic voltage scaling. In Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, Lecture Notes in Computer Science, Vol. 4644, Azémard N, Svensson L, (eds). Springer Berlin / Heidelberg: New York, NY, USA, 2007; 556-565, DOI: 10.1007/978-3-540- 74442-9-54.
16. Boyd S, Vandenberghe L,. Convex Optimization. Cambridge University Press: Cambridge, UK, 2004.
17. Lee S, Sakurai T,. Run-time voltage hopping for low-power real-time systems. Proceedings of DAC'2000, the 37th Conference on Design Automation, Los Angeles, CA, USA, 2000; 806-809.
18. Lahiri K, Raghunathan A, Dey S, Panigrahi D,. Battery-driven system design: a new frontier in low power design. Proceedings of ASP-DAC 2002, the 7th Asia and South Pacific Design Automation Conference and the 15th International Conference on VLSI Design, Bangalore, India, 2002; 261-267, DOI: 10.1109/ASPDAC.2002.994932.
19. Grosse P, Durand Y, Feautrier P,. Methods for power optimization in SOC-based data flow systems. ACM Transactions on Design Automation of Electronic Systems June 2009; 14: 38:1-38:20. DOI: 10.1145/1529255.1529260.
20. Jejurikar R, Pereira C, Gupta R,. Leakage aware dynamic voltage scaling for real-time embedded systems. In Proceedings of DAC'04, the 41st annual Design Automation Conference. ACM: New York, NY, USA, 2004; 275-280, DOI: 10.1145/996566.996650.
21. Chen JJ, Kuo CF,. Energy-efficient scheduling for real-time systems on dynamic voltage scaling (DVS) platforms. In Proceedings of the International Workshop on Real-Time Computing Systems and Applications. IEEE Computer Society: Los Alamitos, CA, USA, 2007; 28-38, DOI: 10.1109/RTCSA.2007.37.
22. Kim KH, Buyya R, Kim J,. Power aware scheduling of bag-of-tasks applications with deadline constraints on DVS-enabled clusters. Proceedings of CCGRID 2007, the 7th IEEE International Symposium on Cluster Computing and the Grid, Rio de Janeiro, Brasil, 2007; 541-548, DOI: 10.1109/CCGRID.2007.85.
23. Yang L, Man L,. On-line and off-line DVS for fixed priority with preemption threshold scheduling. Proceedings of ICESS'09, the International Conference on Embedded Software and Systems, Hangzhou, China, 2009; 273-280, DOI: 10.1109/ICESS.2009.50.
24. AMD processors. (Available from: http://www.amd.com).
25. Intel XScale technology. (Available from: http://www.intel.com/design/ intelxscale).
26. Langen P, Juurlink B,. Leakage-aware multiprocessor scheduling. Journal of Signal Processing Systems 2009; 57 (1): 73-88. DOI: 10.1007/s11265-008-0176- 8.
27. Chen G, Malkowski K, Kandemir M, Raghavan P,. Reducing power with performance constraints for parallel sparse applications. Proceedings of IPDPS 2005, the 19th IEEE International Parallel and Distributed Processing Symposium, Denver, USA, 2005; 8, DOI: 10.1109/IPDPS.2005.378.
28. Xu R, Mossé D, Melhem R,. Minimizing expected energy consumption in real-time systems through dynamic voltage scaling. ACM Transactions on Computer Systems 2007; 25 (4): 9. DOI: 10.1145/1314299.1314300.
29. Gonzalez R, Horowitz M,. Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits Sep 1996; 31 (9): 1277-1284. DOI: 10.1109/4.535411.
30. Yao F, Demers A, Shenker S,. A scheduling model for reduced CPU energy. In Proceedings of FOCS '95, the 36th Annual Symposium on Foundations of Computer Science. IEEE Computer Society: Washington, DC, USA, 1995; 374-382.
31. Zhang Y, Hu XS, Chen DZ,. Task scheduling and voltage selection for energy minimization. In Proceedings of DAC'02, the 39th annual Design Automation Conference. ACM: New York, NY, USA, 2002; 183-188, DOI: 10.1145/513918.513966.
32. Beigne E, Clermidy F, Durupt J, Lhermet H, Miermont S, Thonnart Y, Xuan T, Valentian A, Varreau D, Vivet P,. An asynchronous power aware and adaptive NoC based circuit. Proceedings of the 2008 IEEE Symposium on VLSI Circuits, Hawaii, USA, 2008; 190-191, DOI: 10.1109/VLSIC.2008.4586002.
33. Beigne E, Clermidy F, Miermont S, Thonnart Y, Valentian A, Vivet P,. A localized power control mixing hopping and super cut-off techniques within a GALS NoC. Proceedings of ICICDT 2008, the IEEE International Conference on Integrated Circuit Design and Technology and Tutorial, Grenoble, France, 2008; 37-42, DOI: 10.1109/ICICDT.2008.4567241.
34. Kawaguchi H, Zhang G, Lee S, Sakurai T,. An LSI for VDD-hopping and MPEG4 system based on the chip. Proceedings of ISCAS'2001, the International Symposium on Circuits and Systems, Sydney, Australia, 2001.
35. Nocedal J, Wright SJ,. Numerical Optimization. Springer: New York, NY, USA, 2006.
36. Schrijver A,. Combinatorial Optimization: Polyhedra and Efficiency, Algorithms and Combinatorics, Vol. 24. Springer-Verlag: New York, NY, USA, 2003.
37. Garey MR, Johnson DS,. Computers and Intractability; A Guide to the Theory of NP-Completeness. W. H. Freeman & Co.: New York, NY, USA, 1990.