Iso-energy-efficiency: An approach to power-constrained parallel computation

Proceedings - 25th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2011

Volumn , Issue , 2011, Pages 128-139

  Song, Shuaiwen ^a   Su, Chun Yi ^a   Ge, Rong ^b   Vishnu, Abhinav ^c   Cameron, Kirk W ^a  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

^b MARQUETTE UNIVERSITY   (United States)

^c PACIFIC NORTHWEST NATIONAL LABORATORY   (United States)

Author keywords

Iso energy efficiency; Performance Isoefficiency; Power Consumption; Power Aware Clusters

Indexed keywords

ANALYTICAL MODEL; APPLICATION CONTEXTS; COMMUNICATION PATTERN; COMPUTATIONAL POWER; CPU POWER; DATA INTENSIVE; ENERGY USE; HIGH ENERGY EFFICIENCY; HIGH PERFORMANCE SYSTEMS; ISO-ENERGY-EFFICIENCY; ISOEFFICIENCY; NAS PARALLEL BENCHMARKS; NETWORK BANDWIDTH; PARALLEL APPLICATION; PARALLEL COMPUTATION; POWER-AWARE; SCALE SYSTEM; SYSTEM ENERGY; SYSTEM LEVELS;

COMPUTATIONAL EFFICIENCY; DISTRIBUTED COMPUTER SYSTEMS; DISTRIBUTED PARAMETER NETWORKS; ELECTRIC LOAD FORECASTING; ELECTRIC POWER UTILIZATION; ENERGY UTILIZATION; MATHEMATICAL MODELS; PARALLEL PROCESSING SYSTEMS; SUPERCOMPUTERS;

ENERGY EFFICIENCY;

EID: 80053246416     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2011.22     Document Type: Conference Paper

References (41)

1. 2010 US department of energy annual report. Available: http://www.eia.doe.gov/
2. V. W. Freeh, F. Pan, N. Kappiah, D. K. Lowenthal, and R. Springer, "Exploring the Energy-Time Tradeoff in MPI Programs on a Power-Scalable Cluster," presented at the Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Papers - Volume 01, 2005.
3. R. Ge, X. Feng, and K. W. Cameron, "Improvement of Power-Performance Efficiency for High-End Computing," presented at the Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 11 - Volume 12, 2005.
4. R. Ge, X. Feng, and K. W. Cameron, "Performance-constrained Distributed DVS Scheduling for Scientific Applications on Power-aware Clusters," presented at the Proceedings of the 2005 ACM/IEEE conference on Supercomputing, 2005.
5. V. W. Freeh and D. K. Lowenthal, "Using multiple energy gears in MPI programs on a power-scalable cluster," presented at the Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming, Chicago, IL, USA, 2005.
6. J. Li and J. F. Martinez, "Dynamic power-performance adaptation of parallel computation on chip multiprocessors," in The Twelfth International Symposium on High-Performance Computer Architecture, 2006, pp. 77-87.
7. A. Y. Grama, A. Gupta, and V. Kumar, "Isoefficiency: measuring the scalability of parallel algorithms and architectures," in Multiprocessor performance measurement and evaluation, 1995, pp. 103-112.
8. (2010). The Nas Parallel Benchmarks. Available: http://www.nas.nasa.gov/ Resources/Software
9. G.M.Amdahl, ""Validity of the Single Processor Approach to Achieving Large-Scale Computing Capabilities"," AFIPS Spring Joint Computer Conference, Reston, VA, 1967.
10. A. Y. Grama, A. Gupta, V. Kumar, and G. Karypis, Introduction to Parallel Computing, 2 ed.: The Addision-Wesley Longman Publishing, 2003.
11. J. L. Gustafson, "Reevaluating Amdahl's law," Communications of the ACM, vol. 31, pp. 532-533, 1988.
12. X.-H. Sun and L. M. Ni, "Scalable problems and memory-bounded speedup," Journal of Parallel and Distributed Computing, vol. 19, pp. 27-37, 1993.
13. M. D. Hill and M. R. Marty, "Amdahl's Law in the Multicore Era," Computer, vol. 41, pp. 33-38, 2008.
14. J. Paul and B. Meyer, "Amdahl's Law Revisited for Single Chip Systems," International Journal of Parallel Programming, vol. 35, pp. 101-123, 2007. (Pubitemid 46626241)
15. (2010). "TOP500 Supercomputing Sites". Available: http://www.top500.org
16. W. Feng and K.Cameron, ""The Green500 List: Encouraging Sustainable Supercomputing"," Computer, vol. 40, p. 50-55, 2007.
17. SPEC. (2008). The SPEC Power benchmark. Available: http://www.spec.org/ power-ssj2008/
18. S. Song, R. Ge, X. Feng, and K. W. Cameron, "Energy Profiling and Analysis of the HPC Challenge Benchmarks," International Journal of High Performance Computing Applications, vol. 23, pp. 265-276, 2009.
19. P. R. Luszczek, D. H. Bailey, J. J. Dongarra, J. Kepner, R. F. Lucas, R. Rabenseifner, et al., "The HPC Challenge (HPCC) benchmark suite," presented at the Proceedings of the 2006 ACM/IEEE conference on Supercomputing, Tampa, Florida, 2006.
20. R. Ge, X. Feng, S. Song, and K. W. Cameron, "PowerPack: Energy Profiling and Analysis of High- Performance Systems and Applications," IEEE Transactions on Parallel and Distributed Systems, vol. 99, pp. 658-671, 2009.
21. R. Springer, D. K. Lowenthal, B. Rountree, and V. W. Freeh, "Minimizing execution time in MPI programs on an energy-constrained, power-scalable cluster," presented at the Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming, New York, New York, USA, 2006.
22. R. Ge and K. W. Cameron, "Power-Aware Speedup," in proceedings of the 21st IEEE International Parallel and Distributed Processing Symposium, 2007, pp. 56-56.
23. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: a framework for architectural-level power analysis and optimizations," in ISCA '00: Proceedings of the 27th annual international symposium on Computer architecture, New York, NY, USA, 2000, pp. 83-94.
24. N. Vijaykrishnan, M. Kandemir, M. Irwin, H. Kim, and W. Ye, "Energy-driven integrated hardware-software optimizations using SimplePower," in Proceedings of 27th International Symposium on Computer Architecture, Vancouver, British Columbia, 2000.
25. S. Gurumurthi, A. Sivasubramaniam, M. J. Irwin, N. Vijaykrishnan, and M. Kandemir, "Using Complete Machine Simulation for Software Power Estimation: The SoftWatt Approach," in Proceedings of Eighth International Symposium on High-Performance Computer Architecture (HPCA'02), Boston, Massachusettes, 2002.
26. N. Jiang, J. Pisharath, and A. Choudhary, "Characterizing and improving energy-delay tradeoffs in heterogeneous communication systems," Signals, Circuits and Systems, 2003. SCS 2003. International Symposium vol. 2, pp. 409-412, 2003.
27. Y. Ding, K. Malkowski, P. Raghavan, and M. Kandemir, "Towards Energy Efficient Scaling of Scientific Codes," in IEEE International Symposium on Parallel and Distributed Processing, 2008, pp. 1-8
28. D.A. Patterson and J.L.Hennessy, Computer Architecture: A quantitative approach, 3rd ed. San Francisco, CA: Morgan Kaufmann Publishers, 2003.
29. L. McVoy. LMbench - Tools for Performance Analysis. Available: http://www.bitmover.com/lmbench/
30. (2010). MPICH2. Available: http://phase.hpcc.jp/mirrors/mpi/mpich2/
31. (2010). InfiniBand Trade Association. Available: http://www.infinibandta. org/
32. S. S. Shende and A. D. Malony, "The TAU Parallel Performance System," International Journal of High Performance Computing Applications, vol. 20, pp. 287-311, 2006.
33. T. A. Jelena Pjeivac-Grbovi, George Bosilca, Graham E. Fagg, Edgar Gabriel, Jack J. Dongarra, "Performance analysis of MPI collective operations," Cluster Computing, vol. 10, pp. 127-143, 2007.
34. R. Thakur, Gropp, W, "Improving the performance of collectiveoperations in MPICH," in Recent Advances in Parallel Virtual Machine and Message Passing Interface. vol. 2840, J. Dongarra, Laforenza, D, Ed., ed italy: Springer Verlag, 2003, pp. 257-267.
35. N. S. Kim, T. Austin, D. Baauw, T. Mudge, K. Flautner, J. S. Hu, et al., "Leakage current: Moore's law meets static power," Computer, vol. 36, pp. 68-75, 2003.
36. K. Choi, R. Soma, and M. Pedram, "Dynamic voltage and frequency scaling based on workload decomposition," presented at the Proceedings of the 2004 international symposium on Low power electronics and design, Newport Beach, California, USA, 2004.
37. M. M. Qiang Wu, Douglas W. Clark, V. J. Reddi, Dan Connors, Youfeng Wu, Jin Lee, David Brooks, "A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance," presented at the Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, Barcelona, Spain, 2005.
38. K.C.Louden, Compiler Construction: Principles and Practice, 1st edition, 1997.
39. (2010). TAU: Tuning and Analysis Utilities. Available: http://www.cs.uoregon.edu/research/tau/home.php
40. V. Taylor, X. Wu, and R. Stevens, "Prophesy: an infrastructure for performance analysis and modeling of parallel and grid applications," presented at the ACM SIGMETRICS Performance Evaluation Review, New York, NY, USA, March 2003.
41. General-Purpose Computation On Graphics Hardware. Available: http://gpgpu.org/