Predictability enhancement in non-preemptive NoCs using selective packet splitting

Proceedings - 2014 12th IEEE International Conference on Industrial Informatics, INDIN 2014

Volumn , Issue , 2014, Pages 195-200

  Sudev, Bharath ^a   Indrusiak, Leandro Soares ^a  

^a UNIVERSITY OF YORK   (United Kingdom)

Author keywords

Network on Chip; Non preemptive Network on Chip; Packet Splitting; Predictability

Indexed keywords

INDUSTRIAL INFORMATICS; ROUTERS; SERVERS;

AREA OVERHEAD; IN NETWORKS; LOAD LEVELS; LOW PRIORITIES; NON-PREEMPTIVE; PACKET SPLITTING; PREDICTABILITY; VIRTUAL CHANNELS;

NETWORK-ON-CHIP;

EID: 84914145587     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/INDIN.2014.6945507     Document Type: Conference Paper

References (16)

1. R. Dobkin, R. Ginosar, and I. Cidon, 'QNoC Asynchronous Router with Dynamic Virtual Channel Allocation', in First International Symposium on Networks-on-Chip, 2007. NOCS 2007, 2007, p. 218
2. W. J. Dally, 'Virtual-channel flow control', in Proceedings of the 17th annual international symposium on Computer Architecture, New York, NY, USA, 1990, pp. 60-68
3. R. Stefan, A. Molnos, A. Ambrose, and K. Goossens, 'A TDM NoC supporting QoS, multicast, and fast connection set-up', in Design, Automation Test in Europe Conference Exhibition (DATE), 2012, 2012, pp. 1283-1288
4. F. Moraes, N. Calazans, A. Mello, L. Möller, and L. Ost, 'HERMES: an infrastructure for low area overhead packetswitching networks on chip', Integr. VLSI J., vol. 38, no. 1, pp. 69-93, Oct. 2004
5. Evgeny Bolotin, Israel Cidon, Ran Ginosar and Avinoam Kolodny, QNoC: QoS architecture and design process for Network on Chip
6. K. Goossens, J. Dielissen, and A. Radulescu, 'AEthereal network on chip: concepts, architectures, and implementations', Design Test of Computers, IEEE, vol. 22, no. 5, pp. 414-421, Oct. 2005
7. T. Bjerregaard and J. Sparso, 'A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip', in Design, Automation and Test in Europe, 2005. Proceedings, 2005, pp. 1226-1231 Vol. 2
8. S. Park, T. Krishna, C.-H. Chen, B. Daya, A. Chandrakasan, and L.-S. Peh, 'Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI', in 2012 49th ACM/EDAC/IEEE Design Automation Conference (DAC), 2012, pp. 398-405
9. 'NetSpeed ORION: A New Approach to Design On-chip Interconnects', 26-Aug-2013
10. A. Mello, L. Tedesco, N. Calazans, and F. Moraes, 'Virtual channels in networks on chip: implementation and evaluation on hermes NoC', in Proceedings of the 18th annual symposium on Integrated circuits and system design, New York, NY, USA, 2005, pp. 178-183
11. A. Morgenshtein, A. Kolodny, and R. Ginosar, 'Link Division Multiplexing (LDM) for Network-on-Chip Links', in 2006 IEEE 24th Convention of Electrical and Electronics Engineers in Israel, 2006, pp. 245-249
12. P. Kundu, 'On-Die Interconnects for Next Generation CMPs'. Proc. Workshop On-and Off-Chip Interconnection Networks for Multicore Systems,, Dec-2006
13. W. Zhang, L. Hou, J. Wang, S. Geng, and W. Wu, 'Comparison Research between XY and Odd-Even Routing Algorithm of a 2-Dimension 3X3 Mesh Topology Networkon-Chip', in Intelligent Systems, 2009. GCIS '09. WRI Global Congress on, 2009, vol. 3, pp. 329-333
14. R. Nikhil, 'Bluespec System Verilog: efficient, correct RTL from high level specifications', in Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2004. MEMOCODE '04. Proceedings, 2004, pp. 69-70
15. T.-C. Huang, U. Y. Ogras, and R. Marculescu, 'Virtual Channels Planning for Networks-on-Chip', in 8th International Symposium on Quality Electronic Design, 2007. ISQED '07, 2007, pp. 879-884
16. Bharath Sudev, Leandro Soares Indrusiak, 'PFT-A Low Overhead Predictability Enhancement Technique for Non-Preemptive NoCs', in 21st IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Istanbul, Turkey, pp. 342-345.