PFT -A low overhead predictability enhancement technique for non-preemptive NoCs

IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC

Volumn , Issue , 2013, Pages 314-317

  Sudev, Bharath ^a   Indrusiak, Leandro Soares ^a  

^a UNIVERSITY OF YORK   (United Kingdom)

Author keywords

Head of line blocking; Network on Chip; Predictability; Priority Forwarding and Tunnelling

Indexed keywords

ENERGY OVERHEADS; HARDWARE OVERHEADS; HEAD OF LINE BLOCKING; LOW PRIORITIES; NETWORK ON CHIP; NETWORKS ON CHIPS; NON-PREEMPTIVE; PREDICTABILITY;

VLSI CIRCUITS;

EID: 84899560733     PISSN: 23248432     EISSN: 23248440     Source Type: Conference Proceeding    
DOI: 10.1109/VLSI-SoC.2013.6673299     Document Type: Conference Paper

References (11)

1. J. Henkel, W. Wolf, and S. Chakradhar, On-chip networks: A scalable, communication-centric embedded system design paradigm, VLSI D. Proceedings, 2004, pp. 845-851.
2. E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, QNoC: QoS architecture and design process for network on chip, Journal of Systems Architecture, vol. 50, no. 2-3, pp. 105-128, Feb. 2004.
3. W. J. Dally, Virtual-channel flow control, in Proceedings of the ISCA, New York, NY, USA, 1990, pp. 60-68.
4. F. Moraes, N. Calazans, A. Mello, L. Mller, and L. Ost, HERMES: An infrastructure for low area overhead packet-switching networks on chip, Integr. the VLSI Journal, vol. 38, no. 1, pp. 69-93, Oct. 2004.
5. T. Bjerregaard and J. Sparso, Implementation of guaranteed services in the MANGO clockless network-on-chip, Computers and Digital Techniques, IEE Proceedings-, vol. 153, no. 4, pp. 217-229, Jul. 2006.
6. A. Mello, L. Tedesco, N. Calazans, and F. Moraes, Virtual channels in networks on chip: implementation and evaluation on hermes NoC, in Proceedings of the SBCCI, NY, USA, 2005, pp. 178-183.
7. K. Goossens, J. Dielissen, and A. Radulescu, AEthereal network on chip: concepts, architectures, and implementations, IDTC, IEEE, vol. 22, no. 5, pp. 414-421, Oct. 2005.
8. F. Ge, N. Wu, and Y. Wan, A network monitor based dynamic routing scheme for Network on Chip, in Microelectronics Electronics, 2009. PrimeAsia 2009. Asia Pacific Conference on Postgraduate Research in, 2009, pp. 133-136.
9. R. Manevich, I. Cidon, A. Kolodny, I. Walter, and S. Wimer, A Cost Effective Centralized Adaptive Routing for Networks-on-Chip, in DSD, 2011 pp. 39-46.
10. V. Rantala, T. Lehtonen, P. Liljeberg, and J. Plosila, Distributed Traffic Monitoring Methods for Adaptive Network-on-Chip, in NORCHIP, 2008., 2008, pp. 233-236.
11. F. Moraes, N. Calazans, A. Mello, L. Mller, and L. Ost, HERMES: An infrastructure for low area overhead packet-switching networks on chip, Integr. VLSI J., vol. 38, no. 1, pp. 69-93, Oct. 2004.